HOME   PREV NEXT (Co-design and Co-synthesis)
ACS SoC D/M: Slides 2.1: Design Partition, IP-XACT and Codesign.
Architectural Exploration and Design Partition
Architectural Exploration and Design Partition
H/W Design Partition
Chip Types and Classifications
Chip Types and Classifications
IC Taxonomy
Semi-custom (cell-based) Design
Gate Arrays and Field-Programmable Logic.
FPGA - Field Programmable Gate Array
PALs
ASIC - Application-Specific Integrated Circuit
H/W S/W Design Partition Principles
H/W S/W Design Partition Principles
Legacy H/W S/W Design Partition
An old example example: The Cambridge Fast Ring two chip set.
Partitioning example: An external RS-232/POTS Modem.
Partitioning example: A Bluetooth Module.
Spirit IP XACT
Spirit IP XACT
IP XACT Tool Flow
Co-design and Co-synthesis
Co-design and Co-synthesis
H/W to S/W Interfacing
Hardware-Software Codesign