

NetFPGA Summer Course



Presented by:
Noa Zilberman
Yury Audzevich

Technion
August 2 – August 6, 2015

<http://NetFPGA.org>


Day 1 Outline

- **The NetFPGA platform**
 - Introduction
 - Overview of the NetFPGA Platform
- **NetFPGA SUME**
 - Hardware overview
- **Network Review**
 - Basic IP review
- **The Base Reference Switch**
 - Example I: Reference switch running on the NetFPGA
- **The Life of a Packet Through the NetFPGA**
 - Hardware Datapath
 - Interface to software: Exceptions and Host I/O
- **Infrastructure**
 - Tree
 - Verification Infrastructure
- **Examples of Using NetFPGA**
- **Example Project: Crypto Switch**
 - Introduction to a Crypto Switch
 - What is an IP core?
 - Getting started with a new project.
 - Crypto FSM
- **Simulation and Debug**
 - Write and Run Simulations for Crypto Switch
- **Concluding Remarks**

Section I: The NetFPGA platform

NetFPGA = Networked FPGA

A line-rate, flexible, open networking platform for teaching and research



=



[Network Interface Card](#)



[Hardware Accelerated Linux Router](#)



[IPv4 Reference Router](#)



[Traffic Generator](#)



[Openflow Switch](#)




[More Projects](#)




[Add Your Project](#)

NetFPGA Family of Boards




NetFPGA-1G (2006)



NetFPGA-10G (2010)



NetFPGA-1G-CML (2014)




NetFPGA SUME (2014)

NetFPGA consists of...

Four elements:


- **NetFPGA board**
- **Tools + reference designs**
- **Contributed projects**
- **Community**




NetFPGA board

Networking Software running on a standard PC

A hardware accelerator built with Field Programmable Gate Array driving 1/10/100Gb/s network links



PC with NetFPGA



Tools + Reference Designs

Tools:

- **Compile designs**
- **Verify designs**
- **Interact with hardware**

Reference designs:

- **Router (HW)**
- **Switch (HW)**
- **Network Interface Card (HW)**
- **Router Kit (SW)**
- **SCONE (SW)**

Community

Wiki

- **Documentation**
 - User's Guide *“so you just got your first NetFPGA”*
 - Developer's Guide *“so you want to build a ...”*
- **Encourage users to contribute**

Forums

- **Support by users for users**
- **Active community - 10s-100s of posts/week**

International Community

**Over 1,200 users, using over 3500 cards at
150 universities in 40 countries**



NetFPGA's Defining Characteristics

- **Line-Rate**

- Processes back-to-back packets
 - Without dropping packets
 - At full rate
- Operating on packet headers
 - For switching, routing, and firewall rules
- And packet payloads
 - For content processing and intrusion prevention

- **Open-source Hardware**

- Similar to open-source software
 - Full source code available
 - BSD-Style License for SUME, LGPL 2.1 for 10G
- But harder, because
 - Hardware modules must meet timing
 - Verilog & VHDL Components have more complex interfaces
 - Hardware designers need high confidence in specification of modules

Test-Driven Design

- **Regression tests**
 - Have repeatable results
 - Define the supported features
 - Provide clear expectation on functionality
- ***Example: Internet Router***
 - Drops packets with bad IP checksum
 - Performs Longest Prefix Matching on destination address
 - Forwards IPv4 packets of length 64-1500 bytes
 - Generates ICMP message for packets with TTL ≤ 1
 - Defines how to handle packets with IP options or non IPv4
 - ... and dozens more ...

Every feature is defined by a regression test

Who, How, Why

Who uses the NetFPGA?

- Researchers
- Teachers
- Students

How do they use the NetFPGA?

- To run the Router Kit
- To build modular reference designs
 - IPv4 router
 - 4-port NIC
 - Ethernet switch, ...

Why do they use the NetFPGA?

- To measure performance of Internet systems
- To prototype new networking systems

Summer Course Objectives

- **Overall picture of NetFPGA**
- **How reference designs work**
- **How you can work on a project**
 - NetFPGA Design Flow
 - Directory Structure, library modules and projects
 - How to utilize contributed projects
 - Interface/Registers
 - How to verify a design (Simulation and Hardware Tests)
 - Things to do when you get stuck

AND... You build your own projects!

Section II: Hardware Overview

NetFPGA-1G-CML

- **FPGA Xilinx Kintex7**
- **4x 10/100/1000 Ports**
- **PCIe Gen.2 x4**
- **QDRII+-SRAM, 4.5MB**
- **DDR3, 512MB**
- **SD Card**
- **Expansion Slot**



NetFPGA-10G


- **FPGA Xilinx Virtex5**
- **4 SFP+ Cages**
 - 10G Support
 - 1G Support
- **PCIe Gen.1 x8**
- **QDRII-SRAM, 27MB**
- **RLDRAM-II, 288MB**
- **Expansion Slot**



Time for a catch-up...


NetFPGA-SUME

- A major upgrade over the NetFPGA-10G predecessor
- State-of-the-art technology




NetFPGA-SUME

- High Level Block Diagram




Xilinx Virtex 7 690T

- Optimized for high-performance applications
- 690K Logic Cells
- 52Mb RAM
- 3 PCIe Gen. 3 Hard cores




Memory Interfaces

- **DRAM:**
2 x DDR3 SoDIMM
1866MT/s, 4GB
- **SRAM:**
3 x 9MB QDRII+,
500MHz




Host Interface

- PCIe Gen. 3
- x8 (only)
- Hardcore IP




Front Panel Ports

- 4 SFP+ Cages
- Directly connected to the FPGA
- Supports 10GBase-R transceivers (default)
- Also Supports 1000Base-X transceivers and direct attach cables




Expansion Interfaces

- **FMC HPC connector**
 - VITA-57 Standard
 - Supports Fabric Mezzanine Cards (FMC)
 - 10 x 12.5Gbps serial links
- **QTH-DP**
 - 8 x 12.5Gbps serial links




Storage

- 128MB FLASH
- 2 x SATA connectors
- Micro-SD slot
- Enable standalone operation




NetFPGA Board Comparison



NetFPGA SUME	NetFPGA 10G
Virtex 7 690T -3	Virtex 5 TX240T
8 GB DDR3 SoDIMM 1800MT/s	288 MB RLDRAM-II 800MT/s
27 MB QDRII+ SRAM, 500MHz	27 MB QDRII-SRAM, 300MHz
x8 PCI Express Gen. 3	x8 PCI Express Gen. 1
4 x 10Gbps Ethernet Ports	4 x 10Gbps Ethernet Ports
18 x 13.1Gb/s additional serial links	20 x 6.25Gb/s additional serial links


Beyond Hardware




- **NetFPGA Board**
- **Xilinx Vivado based IDE**
- **Reference designs using AXI4**
- **Software (embedded and PC)**
- **Public Repository**
- **Public Wiki**

Section II: Network review


Internet Protocol (IP)




Internet Protocol (IP)



Basic operation of an IP router



Basic operation of an IP router



Forwarding tables

IP address } 32 bits wide → ~ 4 billion unique address

Naïve approach:

One entry per address

Entry	Destination	Port
1	0.0.0.0	1
2	0.0.0.1	2
⋮	⋮	⋮
2^{32}	255.255.255.255	12


} ~ 4 billion entries

Improved approach:

Group entries to reduce table size

Entry	Destination	Port
1	0.0.0.0 – 127.255.255.255	1
2	128.0.0.1 – 128.255.255.255	2
⋮	⋮	⋮
50	248.0.0.0 – 255.255.255.255	12

IP addresses as a line



Entry	Destination	Port
1	Cambridge	1
2	Oxford	2
3	Europe	3
4	Asia	4
5	Everywhere (default)	5

Longest Prefix Match (LPM)

Entry	Destination	Port	
1	Cambridge	1	Universities
2	Oxford	2	
3	Europe	3	Continents
4	Asia	4	
5	Everywhere (default)	5	Planet

Matching entries:

- Cambridge Most specific
- Europe
- Everywhere

To: Cambridge	Data
------------------	------

Longest Prefix Match (LPM)

Entry	Destination	Port	
1	Cambridge	1	Universities
2	Oxford	2	
3	Europe	3	Continents
4	Asia	4	
5	Everywhere (default)	5	Planet

Matching entries:

- Europe **Most specific**
- Everywhere




Implementing Longest Prefix Match


Entry	Destination	Port	
1	Cambridge	1	Searching
2	Oxford	2	
3	Europe	3	
4	Asia	4	FOUND
5	Everywhere (default)	5	

Most specific
↓
Least specific

Basic components of an IP router




IP router components in NetFPGA




Section III: Example I


Operational IPv4 router




Streaming video




Streaming video




Streaming video



Streaming video



Observing the routing tables



Columns:

- Subnet address
- Subnet mask
- Next hop IP
- Output ports

Router Control Panel

Router Quickstart

Configuration Statistics Details

Router Configuration

Interface Configuration Load From File

Port Number	MAC Address	IP Address
0	00:00:00:00:01:01	192.168.3.1
1	100:00:00:00:01:02	192.168.2.2
2	200:00:00:00:01:03	192.168.1.2
3	300:00:00:00:01:04	192.168.15.2

Routing Table

Reset Entry

Modified	Index	Destination IP A...	Subnet Mask	NextHop IP A...	MAC0	CPU0	MAC1	CPU1	MAC2	CPU2	MAC3	CPU3
<input type="checkbox"/>	0	192.168.15.0	255.255.2...	0.0.0.0	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>
<input type="checkbox"/>	1	192.168.14.0	255.255.2...	192.168.3.2	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
<input type="checkbox"/>	2	192.168.13.0	255.255.2...	192.168.3.2	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
<input type="checkbox"/>	3	192.168.12.0	255.255.2...	192.168.3.2	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
<input type="checkbox"/>	4	192.168.11.0	255.255.2...	192.168.3.2	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
<input type="checkbox"/>	5	192.168.10.0	255.255.2...	192.168.3.2	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
<input type="checkbox"/>	6	192.168.9.0	255.255.2...	192.168.3.2	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
<input type="checkbox"/>	7	192.168.8.0	255.255.2...	192.168.3.2	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
<input type="checkbox"/>	8	192.168.7.0	255.255.2...	192.168.3.2	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
<input type="checkbox"/>	9	192.168.6.0	255.255.2...	192.168.3.2	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
<input type="checkbox"/>	10	192.168.5.0	255.255.2...	192.168.3.2	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

ARP Table

Reset Entry

Modified	Index	IP Address	Next Hop MAC Address
<input type="checkbox"/>	0	192.168.3.2	00:00:00:00:04:04
<input type="checkbox"/>	1	192.168.15.1	00:00:00:00:0d:01
<input type="checkbox"/>	2	0.0.0.0	00:00:00:00:00:00
<input type="checkbox"/>	3	0.0.0.0	00:00:00:00:00:00
<input type="checkbox"/>	4	0.0.0.0	00:00:00:00:00:00
<input type="checkbox"/>	5	0.0.0.0	00:00:00:00:00:00
<input type="checkbox"/>	6	0.0.0.0	00:00:00:00:00:00
<input type="checkbox"/>	7	0.0.0.0	00:00:00:00:00:00
<input type="checkbox"/>	8	0.0.0.0	00:00:00:00:00:00
<input type="checkbox"/>	9	0.0.0.0	00:00:00:00:00:00
<input type="checkbox"/>	10	0.0.0.0	00:00:00:00:00:00
<input type="checkbox"/>	11	0.0.0.0	00:00:00:00:00:00
<input type="checkbox"/>	12	0.0.0.0	00:00:00:00:00:00
<input type="checkbox"/>	13	0.0.0.0	00:00:00:00:00:00
<input type="checkbox"/>	14	0.0.0.0	00:00:00:00:00:00

Example 1

The screenshot shows a Linux desktop environment with two main windows open.

Router Control Panel: This window displays the configuration for a router. It includes sections for Router Configuration, Interface Configuration, Routing Table, and ARP Table.

Interface Configuration Table:

Port Number	MAC Address	IP Address
0	00:00:00:00:04:01	192.168.6.1
1	100:00:00:00:04:02	192.168.5.2
2	200:00:00:00:04:03	192.168.4.2
3	300:00:00:00:04:04	192.168.3.2

Routing Table:

Modified	Index	Destination IP	Subnet Mask	Next Hop IP	MAC0	CPU0	MAC1	CPU1	MAC2	CPU2	MAC3	CPU3
	0	192.168.25.0	255.255.2	192.168.3.1								
	1	192.168.14.0	255.255.2	192.168.3.1								
	2	192.168.13.0	255.255.2	192.168.3.1								
	3	192.168.12.0	255.255.2	192.168.6.2								
	4	192.168.11.0	255.255.2	192.168.6.2								
	5	192.168.10.0	255.255.2	192.168.6.2								
	6	192.168.9.0	255.255.2	192.168.6.2								
	7	192.168.8.0	255.255.2	192.168.6.2								
	8	192.168.7.0	255.255.2	192.168.6.2								
	9	192.168.6.0	255.255.2	0.0.0.0								
	10	192.168.5.0	255.255.2	0.0.0.0								

ARP Table:

Modified	Index	IP Address	Next Hop MAC Address
	0	192.168.4.1	00:15:17:60:04:b0
	1	192.168.3.1	00:00:00:00:01:01
	2	192.168.6.2	00:00:00:00:07:04
	3	0.0.0.0	00:00:00:00:00:00
	4	0.0.0.0	00:00:00:00:00:00
	5	0.0.0.0	00:00:00:00:00:00
	6	0.0.0.0	00:00:00:00:00:00
	7	0.0.0.0	00:00:00:00:00:00
	8	0.0.0.0	00:00:00:00:00:00
	9	0.0.0.0	00:00:00:00:00:00
	10	0.0.0.0	00:00:00:00:00:00
	11	0.0.0.0	00:00:00:00:00:00
	12	0.0.0.0	00:00:00:00:00:00
	13	0.0.0.0	00:00:00:00:00:00
	14	0.0.0.0	00:00:00:00:00:00
	15	0.0.0.0	00:00:00:00:00:00
	16	0.0.0.0	00:00:00:00:00:00
	17	0.0.0.0	00:00:00:00:00:00
	18	0.0.0.0	00:00:00:00:00:00

VLC media player: This window is playing a video titled "Streaming video". The video content shows a person in a red shirt working with fiber optic cables. Below the video player, there is a diagram of a network topology.

Network Topology Diagram: The diagram illustrates a network structure with five routers (represented by orange circles) and five laptops (represented by green icons). The routers are arranged in a mesh-like structure: two at the top, two in the middle, and one at the bottom. Each router is connected to a laptop. The connections between routers form a triangular and a square pattern, suggesting a multi-path network.

Review

NetFPGA as IPv4 router:

- Reference hardware + SCONE software
- Routing protocol discovers topology


Demo:

- Ring topology
- Traffic flows over shortest path
- Broken link: automatically route around failure


Section III: Life of a Packet

Reference Switch Pipeline


- **Five stages**
 - Input port
 - Input arbitration
 - Forwarding decision and packet modification
 - Output queuing
 - Output port
- **Packet-based module interface**
- **Pluggable design**




Full System Components



Life of a Packet through the Hardware




10GE Rx Queue




**10GE
Rx
Queue**

10GE Rx Queue



Input Arbiter



Output Port Lookup

**Output
Port
Lookup**


Output Port Lookup

1- Parse header: Src MAC, Dst MAC, Src port


2 - Lookup next hop MAC & output port

3- Learn Src MAC & Src port

4- Update output port in TUSER



Output Queues




10GE Port Tx



**10GE
Port Tx**

MAC Tx Queue




NetFPGA-Host Interaction

- **Linux driver interfaces with hardware**
 - Packet interface via standard Linux network stack
 - Register reads/writes via ioctl system call with wrapper functions:
 - `rwaxi(int address, unsigned *data);`
- eg:
- ```
rwaxi(0x7d400000, &val);
```


# NetFPGA-Host Interaction

## NetFPGA to host packet transfer

1. Packet arrives – forwarding table sends to DMA queue



2. Interrupt notifies driver of packet arrival




3. Driver sets up and initiates DMA transfer



# NetFPGA-Host Interaction


## NetFPGA to host packet transfer (cont.)







# NetFPGA-Host Interaction

## Host to NetFPGA packet transfers



# NetFPGA-Host Interaction

## Register access



2. Driver performs PCIe memory read/write

1. Software makes ioctl call on network socket

ioctl passed to driver



---

# Section V: Infrastructure

# Infrastructure

---

- **Tree structure**
- **NetFPGA package contents**
  - Reusable Verilog modules
  - Verification infrastructure
  - Build infrastructure
  - Utilities
  - Software libraries


# NetFPGA package contents

---

- **Projects:**
  - HW: router, switch, NIC
  - SW: router kit, SCONE
- **Reusable Verilog modules**
- **Verification infrastructure:**
  - simulate designs (from AXI interface)
  - run tests against hardware
  - test data generation libraries (eg. packets)
- **Build infrastructure**
- **Utilities:**
  - register I/O
- **Software libraries**


# Tree Structure (1)

## NetFPGA-SUME




<https://github.com/NetFPGA/NetFPGA-SUME-alpha>

# Tree Structure (2)



# Tree Structure (3)

## projects/reference\_switch





# Reusable logic (IP cores)

| Category           | IP Core(s)                                       |
|--------------------|--------------------------------------------------|
| I/O interfaces     | Ethernet 10G Port<br>PCI Express<br>UART<br>GPIO |
| Output queues      | BRAM based                                       |
| Output port lookup | NIC<br>CAM based Learning switch                 |
| Memory interfaces  | SRAM<br>DRAM<br>FLASH                            |
| Miscellaneous      | FIFOs<br>AXIS width converter                    |

# Verification Infrastructure (1)

---

- **Simulation and Debugging**
  - built on industry standard Xilinx “xSim” simulator and “Scapy”
  - Python scripts for stimuli construction and verification

# Verification Infrastructure (2)

---

- **xSim**

- a High Level Description (HDL) simulator
- performs functional and timing simulations for embedded, VHDL, Verilog and mixed designs

- **Scapy**

- a powerful interactive packet manipulation library for creating “test data”
- provides primitives for many standard packet formats
- allows addition of custom formats

# Build Infrastructure (2)

---

- **Build/Synthesis (using Xilinx Vivado)**
  - collection of shared hardware peripherals cores stitched together with *AXI4: Lite* and *Stream* buses
  - bitfile generation and verification using Xilinx synthesis and implementation tools

# Build Infrastructure (3)

---

- **Register system**


- collates and generates addresses for all the registers and memories in a project
- uses integrated python and tcl scripts to generate HDL code (for hw) and header files (for sw)

---

# Section VI: Examples of using NetFPGA

# Running the Reference Router




User-space development, 4x10GE line-rate forwarding



# Enhancing Modular Reference Designs

1. Design
2. Simulate
3. Synthesize
4. Download

Verilog,  
System  
Verilog,  
VHDL,  
Bluespec....





Verilog modules interconnected by FIFO interface



# Creating new systems

1. Design
2. Simulate
3. Synthesize
4. Download

Verilog,  
System  
Verilog,  
VHDL,  
Bluespec....



# Contributed Projects


| Platform | Project              | Contributor              |
|----------|----------------------|--------------------------|
| 1G       | OpenFlow switch      | Stanford University      |
|          | Packet generator     | Stanford University      |
|          | NetFlow Probe        | Brno University          |
|          | NetThreads           | University of Toronto    |
|          | zFilter (Sp)router   | Ericsson                 |
|          | Traffic Monitor      | University of Catania    |
|          | DFA                  | UMass Lowell             |
| 10G      | Bluespec switch      | UCAM/SRI International   |
|          | Traffic Monitor      | University of Pisa       |
|          | NF1G legacy on NF10G | Uni Pisa & Uni Cambridge |
|          | High perf. DMA core  | University of Cambridge  |
|          | BERI/CHERI           | UCAM/SRI International   |
|          | OSNT                 | UCAM/Stanford/GTech/CNRS |

# OpenFlow

---

- **The most prominent NetFPGA success**
- **Has reignited the Software Defined Networking movement**
- **NetFPGA enabled OpenFlow**
  - A widely available open-source development platform
  - Capable of line-rate and
- **was, until its commercial uptake, the reference platform for OpenFlow.**

# Soft Processors in FPGAs



- Soft processors: processors in the FPGA fabric
- User uploads program to soft processor
- Easier to program software than hardware in the FPGA
- Could be customized at the instruction level
- CHERI – 64bit MIPS soft processor, BSD OS


# 100Gb/s Aggregation

- A development platform that can aggregate 100Gb/s for:

- Operating systems
- Protocols Testing
- Measurements


- **NetFPGA SUME can:**

- Aggregate 100Gb/s as Host Bus Adapter
- Be used to create large scale switches




# Physical Interface Design

- **A deployment and interoperability test platform**
  - Permits replacement of physical-layer
  - Provides high-speed expansion interfaces with standardised interfaces
- **Allows researchers to design custom daughterboards**
- **Permits closer integration**




# Power Efficient MAC

- **A Platform for 100Gb/s power-saving MAC design (e.g. lights-out MAC)**
- **Porting MAC design to SUME permits:**
  - Power measurements
  - Testing protocol's response
  - Reconsideration of power-saving mechanisms
  - Evaluating suitability for complex architectures and systems



# Interconnect

- **Novel Architectures with line-rate performance**
  - A lot of networking equipment
  - Extremely complex
- **NetFPGA SUME allows prototyping a *complete* solution**



**N x N xN Hyper-cube**



# How might we use NetFPGA?

Well I'm not sure about you but here is a list I created:

- Build an accurate, fast, line-rate NetDummy/nistnet element
- A flexible home-grown monitoring card
- Evaluate new packet classifiers
  - (and application classifiers, and other neat network apps....)
- Prototype a full line-rate next-generation Ethernet-type
- Trying any of Jon Crowcrofts' ideas (Sourceless IP routing for example)
- Demonstrate the wonders of Metarouting in a different implementation (dedicated hardware)
- Provable hardware using a C# implementation and kiwi with NetFPGA as target
- Hardware supporting Virtual Routers
- Check that some brave new idea actually works
  - e.g. Rate Control Protocol (RCP), Multipath TCP
- A flexible home-grown monitoring card
- MOOSE implementation
- IP address anonymization
- Evaluate new packet classifiers
- SSL decoding (bump in the wire)
- Xen specialist (and application classifiers, and other neat network apps....)
- computational co-processor
- Distributed computational co-processor
- Prototype a full line-rate next-generation Ethernet-type
- IPv6 anything
- IPv6 - IPv4 gateway (6in4, 4in6, 6over4, 4over6, ....)
- Netflow v9 reference
- Trying any of Jon Crowcrofts' ideas (Sourceless IP routing for example)
- PSAMP reference
- IPFIX reference
- Different driver/buffer interfaces (e.g. PFRING)
- or "escalators" (from gridrobe) for faster network monitors
- Demonstrate the wonders of Metarouting in a different implementation (dedicated hardware)
- GPS packet driver (to things)
- High-Speed Host Bus Adapter reference implementations
  - Infiniband
  - iSCSI
  - Myranet
  - Fibre Channel
- Smart Disk adapter (presuming a direct-disk interface)
- Software Defined Radio (SDR) directly on the FPGA (probably UWB only)
- Hardware supporting Virtual Routers
  - Hardware route-reflector
  - Internet exchange route accelerator
- Hardware channel bonding reference implementation
- TCP sanitizer
- Other protocol sanitizer (applications... UDP DCCP, etc.)
- Full and complete Crypto NIC
- IPSec endpoint/ VPN appliance
- VLAN reference implementation
- metarouting implementation
- Virtual ipid something>
- intelligent proxy
- application embargo-er
- Layer-4 gateway
- h/w gateway for VoIP/SIP/skype
- h/w gateway for video conference spaces
- security pattern/rules matching
- Anti-spoof traceback implementations (e.g. BBN stuff)
- IPTv multicast controller
- Intelligent IP-enabled device controller (e.g. IP cameras or IP power)
- DES breaker
- platform for flexible NIC API evaluations
- snmp statistics reference implementation
- sflow (hp) reference implementation
- trajectory sampling (reference implementation)
- implementation of zeroconf/netconf configuration language for routers
- h/w openflow and (simple) NOX controller in one...
- Network RAMP (reference implementation) with redundant
- inline compression
- hardware accelerator for TOR
- load-balancer
- openflow with (netflow, ACL, ...)
- reference NAT device
- active measurement kit
- network discovery tool
- passive performance measurement
- active sender control (e.g. performance feedback fed to endpoints)
- Prototype platform for NON-Ethernet or near-Ethernet MACs
  - Optical LAN (no buffers)

# How might YOU use NetFPGA?

- Build an accurate, fast, line-rate NetDummy/nistnet element
- A flexible home-grown monitoring card
- Evaluate new packet classifiers
  - (and application classifiers, and other neat network apps....)
- Prototype a full line-rate next-generation Ethernet-type
- Trying any of Jon Crowcrofts' ideas (Sourceless IP routing for example)
- Demonstrate the wonders of Metarouting in a different implementation (dedicated hardware)
- Provable hardware (using a C# implementation and kiwi with NetFPGA as target h/w)
- Hardware supporting Virtual Routers
- Check that some brave new idea actually works
  - e.g. Rate Control Protocol (RCP), Multipath TCP,
- toolkit for hardware hashing
- MOOSE implementation
- IP address anonymization
- SSL decoding "bump in the wire"
- Xen specialist nic
- computational co-processor
- Distributed computational co-processor
- IPv6 anything
- IPv6 – IPv4 gateway (6in4, 4in6, 6over4, 4over6, ....)
- Netflow v9 reference
- PSAMP reference
- IPFIX reference
- Different driver/buffer interfaces (e.g. PFRING)
- or "escalators" (from gridprobe) for faster network monitors
- Firewall reference
- GPS packet-timestamp things
- High-Speed Host Bus Adapter reference implementations
  - Infiniband
  - iSCSI
  - Myranet
  - Fiber Channel
- Smart Disk adapter (presuming a direct-disk interface)
- Software Defined Radio (SDR) directly on the FPGA (probably UWB only)
- Routing accelerator
  - Hardware route-reflector
  - Internet exchange route accelerator
- Hardware channel bonding reference implementation
- TCP sanitizer
- Other protocol sanitizer (applications... UDP DCCP, etc.)
- Full and complete Crypto NIC
- IPSec endpoint/ VPN appliance
- VLAN reference implementation
- metarouting implementation
- virtual <pick-something>
- intelligent proxy
- application embargo-er
- Layer-4 gateway
- h/w gateway for VoIP/SIP/skype
- h/w gateway for video conference spaces
- security pattern/rules matching
- Anti-spoof traceback implementations (e.g. BBN stuff)
- IPTv multicast controller
- Intelligent IP-enabled device controller (e.g. IP cameras or IP power...)
- DES breaker
- platform for flexible NIC API evaluations
- snmp statistics reference implementation
- sflow (hp) reference implementation
- trajectory sampling (reference implementation)
- implementation of zeroconf/netconf configuration language for routers
- h/w openflow and (simple) NOX controller in one...
- Network RAID (multicast TCP with redundancy)
- inline compression
- hardware accelerator for TOR
- load-balancer
- openflow with (netflow, ACL, ....)
- reference NAT device
- active measurement kit
- network discovery tool
- passive performance measurement
- active sender control (e.g. performance feedback fed to endpoints for congestion control)
- Prototype platform for NON-Ethernet or near-Ethernet MACs
  - Optical LAN (no buffers)

---

# Section VII: Example Project: Crypto Switch

# Project: Cryptographic Switch

---

**Implement a learning switch that encrypts upon transmission and decrypts upon reception**

# Cryptography

## XOR function

| A | B | A ^ B |
|---|---|-------|
| 0 | 0 | 0     |
| 0 | 1 | 1     |
| 1 | 0 | 1     |
| 1 | 1 | 0     |

XORing a value with itself *always* yields 0

XOR written as:  $\wedge \underline{\vee} \oplus$

XOR is *commutative*:  $(A \wedge B) \wedge C = A \wedge (B \wedge C)$

# Cryptography (cont.)

## Simple cryptography:

- Generate a secret key
- Encrypt the message by XORing the message and key
- Decrypt the ciphertext by XORing with the key

## Explanation:

$$\begin{aligned}(M \wedge K) \wedge K &= M \wedge (K \wedge K) \leftarrow \text{Commutativity} \\ &= M \wedge 0 \leftarrow A \wedge A = 0 \\ &= M\end{aligned}$$

# Cryptography (cont.)

---

## Example:

**Message: 00111011**

**Key: 10110001**

**Message ^ Key: 10001010**


**Key: 10110001**

**Message ^ Key ^ Key: 00111011**

# Cryptography (cont.)

## Idea: Implement simple cryptography using XOR

- 32-bit key
- Encrypt every word in payload with key



Note: XORing with a one-time pad of the same length of the message is secure/uncrackable. See: [http://en.wikipedia.org/wiki/One-time\\_pad](http://en.wikipedia.org/wiki/One-time_pad)



---

# implementation goes wild...

# What's a core?

---

- **“IP Core” in Vivado**
  - Standalone Module
  - Configurable and reuseable
  
- **HDL (Verilog/VHDL) + TCL files**
  
- **Examples:**
  - 10G Port
  - SRAM Controller
  - NIC Output port lookup

# HDL (Verilog)

---

- **NetFPGA cores**
  - AXI-compliant
- **AXI = Advanced eXtensible Interface**
  - Used in ARM-based embedded systems
  - Standard interface
  - **AXI4/AXI4-Lite**: Control and status interface
  - **AXI4-Stream**: Data path interface
- **Xilinx IPs and tool chains**
  - Mostly AXI-compliant


# Scripts (TCL)

---

- **Integrated into Vivado toolchain**
  - Supports Vivado-specific commands
  - Allows to interactively query Vivado
- **Has a large number of uses:**
  - Create projects
  - Set properties
  - Generate cores
  - Define connectivity
  - Etc.

# Inter-Module Communication

- Using AXI-4 Stream (*Packets are moved as Stream*)



# AXI4-Stream

| AXI4-Stream | Description                         |
|-------------|-------------------------------------|
| TDATA       | Data Stream                         |
| TKEEP       | Marks NULL bytes (i.e. byte enable) |
| TVALID      | Valid Indication                    |
| TREADY      | Flow control indication             |
| TLAST       | End of packet/burst indication      |
| TUSER       | Out of band metadata                |

# Packet Format

| TLAST | TUSER | TKEEP    | TDATA     |
|-------|-------|----------|-----------|
| 0     | X     | 0xFF...F | Eth Hdr   |
| 0     | X     | 0xFF...F | IP Hdr    |
| 0     | X     | 0xFF...F | ...       |
| 1     | X     | 0x0...1F | Last word |


# TUSER

| Position | Content                           |
|----------|-----------------------------------|
| [15:0]   | length of the packet in bytes     |
| [23:16]  | source port: one-hot encoded      |
| [31:24]  | destination port: one-hot encoded |
| [127:32] | 6 user defined slots, 16bit each  |



# TVALID/TREADY Signal timing

- No waiting!
- Assert TREADY/TVALID whenever appropriate
- TVALID should ***not*** depend on TREADY



# Byte ordering

---

- **In compliance to AXI, NetFPGA has a specific byte ordering**
  - 1st byte of the packet @ TDATA[7:0]
  - 2nd byte of the packet @ TDATA[15:8]

---

# Getting started with a new project:

# Embedded Development Kit

---

- **Xilinx integrated design environment contains:**
  - **Vivado**, a top level integrated design tool for “hardware” synthesis , implementation and bitstream generation
  - **Software Development Kit (SDK)**, a development environment for “software application” running on embedded processors like Microblaze
  - **Additional tools** (e.g. Vivado HLS)

# Xilinx Vivado

---

- **A Vivado project consists of following:**
  - **<project\_name>.xpr**
    - top level Vivado project file
  - **Tcl and HDL files that define the project**
  - **system.xdc**
    - user constraint file
    - defines constraints such as timing, area, IO placement etc.

# Xilinx Vivado (2)

- **To invoke Vivado design tool, run:**

```
vivado <project_root>/hw/project/<project_name>.xpr
```

- **This will open the project in the Vivado graphical user interface**

- open a new terminal
- `cd <project_root>/projects/ <project_name>/`
- `source /opt/Xilinx/Vivado/2014.4/settings64.sh`
- `vivado hw/project/<project name>.xpr`

# Vivado Design Tool (1)

The screenshot displays the Vivado Design Tool interface for a project named 'reference\_nic'. The interface is divided into several main sections:

- Flow Navigator (Left):** A vertical sidebar containing project management tasks such as 'Project Settings', 'Add Sources', 'Language Templates', 'IP Catalog', 'IP Integrator', 'Simulation', 'RTL Analysis', 'Synthesis', 'Implementation', and 'Program and Debug'. A blue box labeled 'Flow Navigation' is overlaid on this sidebar.
- Project Manager (Top Left):** Shows a hierarchical tree of sources. The 'Design' folder is highlighted with a blue box. The tree includes files like 'top\_sim - top\_sim (top\_sim.v)', 'axi\_clocking\_i - axi\_clocking (axi\_clocking.v)', and 'nf\_datapath\_0 - nf\_datapath (nf\_datapath.v)'. Below the tree is the 'Source File Properties' window for 'nf\_datapath.v', showing details like 'Location', 'Type: Verilog', 'Library: xil\_defaultlib', and 'Size: 23.6 KB'. A blue box labeled 'Design' is overlaid on the tree.
- Project Summary (Top Right):** A panel displaying project settings and synthesis status. The 'Project Settings' section shows the project name, location, product family (Virtex-7), and top module name. The 'Synthesis' section indicates the status is 'Not started' with 'No errors or warnings'. A blue box labeled 'Project Summary' is overlaid on this panel.
- Design Runs (Bottom):** A table showing the results of synthesis and implementation runs.

| Name    | Constraints | WNS | TNS | WHS | THS | TPWS | Failed Routes | LUT | FF | BRAM | DSP |
|---------|-------------|-----|-----|-----|-----|------|---------------|-----|----|------|-----|
| synth_1 | constrs_1   |     |     |     |     |      |               |     |    |      |     |
| impl_1  | constrs_1   |     |     |     |     |      |               |     |    |      |     |


# Vivado Design Tool (2)

---

- **IP Catalog: contains categorized list of all available peripheral cores**
- **IP Integrator: shows connectivity of various modules over AXI bus**
- **Project manager: provides a complete view of instantiated cores**



# Vivado Design Tool (3)



- **Address Editor:**
  - Under IP Integrator
  - Defines base and high address value for peripherals connected to AXI4 or AXI-LITE bus
    - **Not AXI-Stream!**
- These values can be controlled manually, using tcl


# Getting started with a new project (1)

- **Projects:**
  - Each design is represented by a project
  - Location: NetFPGA-SUME-alpha/projects/<proj\_name>
  - Create a new project:
    - Normally:
      - copy an existing project as the starting point
    - Today:
      - pre-created project (crypto\_switch)
  - Consists of:
    - Verilog source
    - Simulation tests
    - Hardware tests
    - Optional software

# Getting started with a new project (3)

Typically implement functionality in one or more modules under the top wrapper

Crypto module to encrypt and decrypt packets



# Getting started with a new project (4)

- Shared modules included from netfpga/lib/hw
  - Generic modules that are re-used in multiple projects
  - Specify shared modules in project's tcl file
  
- crypto\_switch:

| Local  | Shared          |
|--------|-----------------|
| crypto | Everything else |

# Getting started with a new project (5)

Create crypto core using core template:

1. `cd $NF_DESIGN_DIR/hw/local_ip`
2. `cp -r example_ip crypto`
3. Write and edit files under *crypto* Folder
4. `cd $NF_DESIGN_DIR/hw/`
5. `vi Makefile`  
- Refer to Line 61
6. `make core`

## Notes:

1. review `~/NetFPGA-SUME-alpha/tools/settings.sh`
2. make sure `NF_PROJECT_NAME=crypto_switch`
3. If you make changes: `source ~/NetFPGA-SUME-alpha/tools/settings.sh`

# crypto.v

```
Module crypto
```

```
 # (
 parameter C_M_AXIS_DATA_WIDTH = 256,
 parameter C_S_AXIS_DATA_WIDTH = 256,
 ...)
 (
 ...
)
```

**Module port declaration**

```
//----- regs/wires -----
...
//----- modules -----
...
//----- logic -----
...
```

```
endmodule
```

# crypto.v (2)

```
//----- Modules-----

fallthrough_small_fifo #(
 .WIDTH(...),
 .MAX_DEPTH_BITS(2)
) input_fifo (
 .din ({fifo_out_tlast, fifo_out_tuser,..}), // Data in
 .wr_en (s_axis_tvalid & s_axis_tready), // Write enable
 .rd_en (in_fifo_rd_en), // Read the next word
 .dout ({s_axis_tlast, s_axis_tuser, ..}),
 .full (),
 .nearly_full (in_fifo_nearly_full),
 .prog_full (),
 .empty (in_fifo_empty),
 .reset (!axi_aresetn),
 .clk (axi_aclk)
);
```

**Packet data dumped in a FIFO. Allows some “decoupling” between input and output.**

# crypto.v (3)

```
//----- Logic-----

assign s_axis_tready = !in_fifo_nearly_full;
assign m_axis_tuser = fifo_out_tuser;
...

always @(*) begin
 // Default value
 in_fifo_rd_en = 0;

 if (m_axis_tready && !in_fifo_empty) begin
 in_fifo_rd_en = 1;
 end
end
end
```

**Combinational logic to read data from the FIFO. (Data is output to output ports.)**

**You'll want to add your state in this section.**



# Project Design Flow

---

- **There are several ways to design and integrate a project, e.g.**
  - Using Verilog files for connectivity and TCL scripts for project definition
  - Using Vivado's Block Design (IPI) flow
- **We will use the first, but introduce the second**

# Project Integration

---

- **vi \$NF\_DESIGN\_DIR/hw/nf\_datapath.v**
- **Add the new module between the output port lookup and output queues**
- **Connect S3\_AXI to the AXI\_Lite interface of the block**
  - Not mandatory now, but will help for tomorrow

# Project Integration

- Edit the TCL file which generates the project:

- `vi $NF_DESIGN_DIR/hw/tcl/`

- `<project_name>_sim.tcl`

- Add the following lines:

```
create_ip -name <core_name> -vendor NetFPGA -library NetFPGA -module_name <core>_ip
```

```
set_property generate_synth_checkpoint false [get_files <core>_ip.xci]
```

```
reset_target all [get_ips <core>_ip]
```


```
generate_target all [get_ips <core>_ip]
```

- Save time for later, add the same text also in:

- `$NF_DESIGN_DIR/tcl/<project_name>.tcl`

# Project Integration – Block Design

**Create a new project**  
**OR**  
**Open an existing project**  
**OR**  
**run a TCL script**  
**(also through tools)**



# Project Integration – Block Design (2)

Open  
block  
design

The screenshot displays the Vivado 2014.4 Block Design environment. The left-hand 'Flow Navigator' pane shows the 'IP Integrator' section highlighted with a red circle, containing options: 'Create Block Design', 'Open Block Design', and 'Generate Block Design'. The main workspace is divided into several panes: 'Sources' (showing 'top\_sim\_bd\_wrapper - reference\_nic\_wrap'), 'Hierarchy' (showing 'Sources'), 'Properties', and 'Diagram'. The 'Diagram' pane shows a complex block diagram with various components and interconnections. A blue box labeled 'Diagram' is overlaid on the top left of the diagram area. At the bottom, the 'Tcl Console' pane shows a list of component instance blocks being added, such as 'proc\_sys\_reset\_0', 'barrier\_ip', and 'axi\_crossbar\_2.1'.

# Project Integration – Block Design (3)

## Opening Sub-BD

The image displays the Vivado IDE interface for a project named 'reference\_nic'. The main window is in 'Block Design' mode, showing a hierarchical design with components like 'nf\_sim\_datapath' and 'nf\_sim\_stim\_ip'. A red circle highlights a specific sub-block design (Sub-BD) within the main design. An arrow points from this circle to a larger, detailed view of the sub-BD, which is also circled in red. The sub-BD view shows a complex circuit diagram with various components and connections. The Tcl Console at the bottom shows the following commands:

```
Tcl Console
Adding component instance block -- NetFPGA:NetFPGA:axis_sim_stim:1.00 - axis_sim_stim_ip
Adding component instance block -- NetFPGA:NetFPGA:axis_sim_record:1.00 - axis_sim_record_ip
Adding component instance block -- NetFPGA:NetFPGA:axis_sim_stim:1.00 - axis_sim_stim_ip
Adding component instance block -- NetFPGA:NetFPGA:axis_sim_record:1.00 - axis_sim_record_ip
Adding component instance block -- NetFPGA:NetFPGA:axis_sim_stim:1.00 - axis_sim_stim_ip
Adding component instance block -- NetFPGA:NetFPGA:axis_sim_record:1.00 - axis_sim_record_ip
Adding component instance block -- NetFPGA:NetFPGA:axis_sim_stim:1.00 - axis_sim_stim_ip
Adding component instance block -- NetFPGA:NetFPGA:axis_sim_record:1.00 - axis_sim_record_ip
```

# Project Integration – Block Design (4)

The screenshot displays the Vivado 2014.4 Block Design environment for a project named 'reference\_nic'. The interface is divided into several panes:

- Flow Navigator:** Shows the project hierarchy with sections for Project Manager, IP Integrator, Simulation, RTL Analysis, Synthesis, and Implementation.
- Sources:** Lists design sources including 'top\_tb\_bd (top\_tb\_bd.v) (1)', 'top\_sim\_bd\_wrapper - reference\_r', constraints, and simulation sources.
- Diagram:** The central workspace showing a block design diagram. A red arrow points to a complex network of connections between several 'if sim interface' blocks and an 'axi4-interconnect-0' block. The word 'Connectivity' is overlaid in large black text.
- System Net Properties:** Shows properties for the selected component 'proc\_sys\_reset\_0\_peripheral\_aresetn', including its name, parent name, and driver.
- Tcl Console:** Displays a list of commands for adding component instances, such as 'Adding component instance block -- NetFPGA:NetFPGA:axis\_sim\_stim:1.00 - axis\_sim\_stim\_ip'.

# Project Integration – Block Design (5)

## Setting module parameters

Re-customize IP

input\_arbiter (1.00)

Documentation IP Location

Show disabled ports

Component Name: input\_arbiter\_0

|                      |            |
|----------------------|------------|
| C_ARD_NUM_CE_ARRAY   | "00000001" |
| C_BASEADDR           | 0x00000000 |
| C_DPHASE_TIMEOUT     | 0          |
| C_HIGHADDR           | 0x0000FFFF |
| C_M_AXIS_DATA_WIDTH  | 256        |
| C_M_AXIS_TUSER_WIDTH | 128        |
| C_NUM_ADDRESS_RANGES | 1          |
| C_S_AXIS_DATA_WIDTH  | 256        |
| C_S_AXIS_TUSER_WIDTH | 128        |
| C_S_AXI_ADDR_WIDTH   | 32         |
| C_S_AXI_DATA_WIDTH   | 32         |
| C_S_AXI_MIN_SIZE     | 0x0000FFFF |
| C_TOTAL_NUM_CE       | 1          |
| C_S_AXI_ADDR_WIDTH   | 0          |
| NUM_QUEUES           | 5          |

Ports:

- S\_AXI
- s\_axis\_0
- s\_axis\_1
- s\_axis\_2
- s\_axis\_3
- s\_axis\_4
- axis\_ack
- axis\_resetrn
- S\_AXI\_ACLK
- S\_AXI\_ARESETN
- m\_axis
- pkt\_fwd

OK Cancel



# Project Integration – Block Design (6)

The screenshot displays the Vivado 2014.4 interface. The main window is the Address Editor, showing a table of memory addresses for the 'mbsys/microblaze\_0' cell. The table has columns for 'Cell', 'Slave Interface', 'Base Name', 'Offset Address', 'Range', and 'High Address'. Two columns, 'Offset Address' and 'Range', are circled in red. A blue box labeled 'Address Editor' is overlaid on the table. The Tcl Console at the bottom shows the project build process.

| Cell                               | Slave Interface | Base Name | Offset Address | Range | High Address |
|------------------------------------|-----------------|-----------|----------------|-------|--------------|
| Data (32 address bits : 4G)        |                 |           |                |       |              |
| mbsys/microblaze_0_local_memory... | SLMB            | Mem       | 0x0000_0000    | 64K   | 0x0000_FFFF  |
| mbsys/microblaze_0_axi_intc        | S_AXI           | Reg       | 0x4120_0000    | 64K   | 0x4120_FFFF  |
| axi_iic_0                          | S_AXI           | Reg       | 0x4080_0000    | 64K   | 0x4080_FFFF  |
| axi_uartlite_0                     | S_AXI           | Reg       | 0x4060_0000    | 64K   | 0x4060_FFFF  |
| input_arbiter_0                    | S_AXI           | reg0      | 0x4401_0000    | 4K    | 0x4401_OFFF  |
| nic_output_port_lookup_0           | S_AXI           | reg0      | 0x4403_0000    | 4K    | 0x4403_OFFF  |
| output_queues_0                    | S_AXI           | reg0      | 0x4402_0000    | 4K    | 0x4402_OFFF  |
| nf_10g_interface_0                 | S_AXI           | reg0      | 0x4404_0000    | 4K    | 0x4404_OFFF  |
| nf_10g_interface_1                 | S_AXI           | reg0      | 0x4405_0000    | 4K    | 0x4405_OFFF  |
| nf_10g_interface_2                 | S_AXI           | reg0      | 0x4406_0000    | 4K    | 0x4406_OFFF  |
| nf_10g_interface_3                 | S_AXI           | reg0      | 0x4407_0000    | 4K    | 0x4407_OFFF  |
| Instruction (32 address bits : 4G) |                 |           |                |       |              |
| nf_sume_dma/nf_riffa_dma_0         |                 |           |                |       |              |
| m_axi_lite (32 address bits : 4G)  |                 |           |                |       |              |
| axi_iic_0                          | S_AXI           | Reg       | 0x4080_0000    | 64K   | 0x4080_FFFF  |
| axi_uartlite_0                     | S_AXI           | Reg       | 0x4060_0000    | 64K   | 0x4060_FFFF  |
| input_arbiter_0                    | S_AXI           | reg0      | 0x4401_0000    | 4K    | 0x4401_OFFF  |
| nic_output_port_lookup_0           | S_AXI           | reg0      | 0x4403_0000    | 4K    | 0x4403_OFFF  |
| output_queues_0                    | S_AXI           | reg0      | 0x4402_0000    | 4K    | 0x4402_OFFF  |
| nf_10g_interface_0                 | S_AXI           | reg0      | 0x4404_0000    | 4K    | 0x4404_OFFF  |
| nf_10g_interface_1                 | S_AXI           | reg0      | 0x4405_0000    | 4K    | 0x4405_OFFF  |
| nf_10g_interface_2                 | S_AXI           | reg0      | 0x4406_0000    | 4K    | 0x4406_OFFF  |
| nf_10g_interface_3                 | S_AXI           | reg0      | 0x4407_0000    | 4K    | 0x4407_OFFF  |

**Address Editor**

**Offset**      **Range**

```
Tcl Console
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - pcie_inverter_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - user_pcie_inverter_0
Adding component instance block -- xilinx.com:ip:pcie3_7x:3.0 - pcie3_7x_1
Adding component instance block -- NetFPGA:NetFPGA:nf_riffa_dma:1.0 - nf_riffa_dma_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_1
Adding component instance block -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwidth_converter_0
Adding component instance block -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwidth_converter_1
Successfully read diagram <reference_nic> from BD file </local/scratch-2/jh896/SUME_DEV/NOA_SUME_01/NetFPGA-SUME-dev/projects/reference_nic/hw/project/reference_nic.xpr>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 5897.762 ; gain = 17.516 ; free physical = 20373 ;
```

# Project Integration – Block Design (7)

reference\_nic - [local/scratch-2]/h896/SUME\_DEV/SUME\_DEV\_FORK/NetFPGA-SUME-dev/projects/reference\_nic/hw/project/reference\_nic.xpr - Vivado 2014.4

File Edit Flow Tools Window Layout View Help

Flow Navigator

- Project Manager
  - Project Settings
  - Add Sources
  - Language Templates
  - IP Catalog
- IP Integrator
  - Create Block Design
  - Open Block Design
  - Generate Block Design
- Simulation
  - Simulation Settings
  - Run Simulation
- RTL Analysis
  - Open Elaborated Design
- Synthesis
  - Synthesis Settings
  - Run Synthesis
  - Open Synthesized Design
- Implementation
  - Implementation Setting
  - Run Implementation
  - Open Implemented Design
- Program and Debug
  - Bitstream Settings
  - Generate Bitstream
  - Open Hardware Manager

Block Design - reference\_nic \*

Sources

- Design Sources (1)
  - top\_tb\_bd (top\_tb\_bd.v) (1)
  - top\_sim\_bd\_wrapper - reference\_nic
- Constraints
- Simulation Sources (1)

Diagram x Address Editor x

reference\_nic

**Validate design**

Hierarchy IP Sources Libraries Compile Order

Sources Design Signals

System Net Properties

Name: proc\_sys\_reset\_0\_peripheral\_aresn

Parent name: reference\_nic

Driver: proc\_sys\_reset\_0/peripheral\_aresn

Tcl Console

```
Adding component instance block -- NetFPGA:NetFPGA:axis_sim_stim:1.00 - axis_sim_stim_ip
Adding component instance block -- NetFPGA:NetFPGA:axis_sim_record:1.00 - axis_sim_record_ip
Adding component instance block -- NetFPGA:NetFPGA:axis_sim_stim:1.00 - axis_sim_stim_ip
Adding component instance block -- NetFPGA:NetFPGA:axis_sim_record:1.00 - axis_sim_record_ip
Adding component instance block -- NetFPGA:NetFPGA:axis_sim_stim:1.00 - axis_sim_stim_ip
Adding component instance block -- NetFPGA:NetFPGA:axis_sim_record:1.00 - axis_sim_record_ip
Adding component instance block -- NetFPGA:NetFPGA:axis_sim_stim:1.00 - axis_sim_stim_ip
Adding component instance block -- NetFPGA:NetFPGA:axis_sim_record:1.00 - axis_sim_record_ip
```

# Summary to this Point

---

- **Created a new project**
- **Created a new core named crypto**
- **Wired the new core into the pipeline**
  - After output\_port\_lookup
  - Before output\_queues
- **Next we will write the Verilog code!**


# Implementing the Crypto Module (1)

---

- **What do we want to encrypt?**
  - IP payload only
    - Plaintext IP header allows routing
    - Content is hidden
  - Encrypt bytes 35 onward
    - Bytes 1-14 – Ethernet header
    - Bytes 15-34 – IPv4 header (assume no options)
    - Remember AXI byte ordering
  - For simplicity, assume all packets are IPv4 without options


# Implementing the Crypto Module (2)

- **State machine (shown next):**
  - Module headers on each packet
  - Datapath 256-bits wide
    - 34 / 32 is not an integer! ☹
- **Inside the crypto module**



# Crypto Module State Diagram

Hint: We suggest 3 states



# Implementing the Crypto Module (3)

Implement your state machine inside `crypto.v`

## Suggested sequence of steps:

1. Set the key value
  - `set the key = 32'hfffffff;`
2. Write your state machine to modify the packet by XORing the key and the payload
  - Use eight copies of the key to create a 256-bit value to XOR with data words
3. Do not pay attention to the register infrastructure that will be explained later.

# More Verilog: Assignments 1

---

- **Continuous assignments**

- appear *outside* processes (`always @ blocks`):

```
assign foo = baz & bar;
```

- targets must be declared as `wires`
- always “happening” (*ie*, are concurrent)



# More Verilog: Assignments 2

- **Non-blocking assignments**

- appear *inside* processes (`always @ blocks`)
- use only in *sequential* (clocked) processes:

```
always @ (posedge clk) begin
 a <= b;
 b <= a;
end
```

- occur in next *delta* (‘moment’ in simulation time)
- targets must be declared as `regs`
- **never clock any process other than with a clock!**

# More Verilog: Assignments 3

- **Blocking assignments**

- appear *inside* processes (`always @ blocks`)
- use only in *combinatorial* processes:
  - (combinatorial processes are much like continuous assignments)

```
always @ (*) begin
```

```
 a = b;
```

```
 b = a;
```

```
end
```



- occur one after the other (as in sequential langs like C)
- targets must be declared as `regs` – even though not a register
- **never use in sequential (clocked) processes!**

# More Verilog: Assignments 3

- **Blocking assignments**

- appear *inside* processes (`always @ blocks`)
- use only in *combinatorial* processes:
  - (combinatorial processes are much like continuous assignments)

```
always @ (*) begin
```

```
 tmp = a;
```

```
 a = b;
```

```
 b = tmp;
```


```
end
```

**unlike non-blocking,  
have to use a  
temporary signal**

- occur one after the other (as in sequential langs like C)
- targets must be declared as `regs` – even though not a register
- **never use in sequential (clocked) processes!**

# (hints)

- Never assign one signal from two processes:




```
always @(posedge clk) begin
 foo <= bar;
end

always @(posedge clk) begin
 foo <= quux;
end
```

# (hints)

- **In combinatorial processes:**
  - take great care to assign in all possible cases



```
always @ (*) begin
 if (cond) begin
 foo = bar;
 end
end
```

- (latches ‹as opposed to flip-flops› are bad for timing closure)

# (hints)

---

- **In combinatorial processes:**
  - take great care to assign in all possible cases

```
always @(*) begin
 if (cond) begin
 foo = bar;
 else
 foo = quux;
 end
end
```

# (hints)

---

- **In combinatorial processes:**
  - (or assign a default)

```
always @ (*) begin
 foo = quux;

 if (cond) begin
 foo = bar;
 end
end
end
```

---


# Section VIII: Simulation and Debug



# Testing: Simulation

---

- **Simulation allows testing without requiring lengthy synthesis process**
- **NetFPGA simulation environment allows:**
  - Send/receive packets
    - Physical ports and CPU
  - Read/write registers
  - Verify results
- **Simulations run in xSim**
- **We provides an unified infrastructure for both HW and simulation tests**



# Testing: Simulation

---

- We will simulate the “crypto\_switch” design under the “simulation framework”
- We will show you how to
  - create simple packets using scapy
  - transmit and reconcile packets sent over 10G Ethernet and PCIe interfaces
  - the code can be found in the “test” directory inside the crypto\_switch project

# Testing: Simulation(2)

Run a simulation to verify changes:

1. make sure “NF\_DESIGN\_DIR” variable in the tools/settings.sh file located in ~/NetFPGA-SUME-alpha points to the crypto\_switch project.
2. source ~/NetFPGA-SUME-alpha/tools/settings.sh  
(export NF\_DESIGN\_DIR=~/NetFPGA-SUME-alpha/projects/crypto\_switch)
3. make -C \$NF\_DESIGN\_DIR/hw reg
4. cd ~/NetFPGA-SUME-alpha/tools/scripts
5. ./nf\_test.py sim --major crypto --minor test
  - Or ./nf\_test.py sim --major crypto --major test --gui (if you want to run the gui)

**Now we can simulate the crypto functionality**

# Crypto Switch simulation

```
cd $NF_DESIGN_DIR/test/both_crypto_test
vim run.py
```

- The “**isHW**” statement enables the HW test (we will look into it tomorrow)
- Let’s focus on the “**else**” part of the statement
- **make\_IP\_pkt** function creates the IP packet that will be used as stimuli
- **pkt.tuser\_sport** is used to set up the correct source port of the packet
- **encrypt\_pkt** encrypts the packet
- **pkt.time** selects the time the packet is supposed to be sent
- **nftest\_send\_phy/dma** are used to send a packet to a given interface
- **nftest\_expected\_phy/dma** are used to expect a packet in a given interface
- **nftest\_barrier** is used to block the simulation till the previous statement has been completed (e.g., send\_pkts -> barrier -> send\_more\_pkts)

```
/root/NetFPGA-SUME-dev/projects/reference_switch/test/dma_0_stim.axi: end of stimuli @ 2862 ns.
2862 ns.Info: barrier complete transactor

/root/NetFPGA-SUME-dev/projects/reference_switch/test/reg_stim.axi: end of stimuli @ 2960 ns.
INFO: [Common 17-206] Exiting Vivado at Tue Jul 28 16:22:52 2015...
/root/NetFPGA-SUME-dev/tools/scripts/nf_sim_reconcile_axi_logs.py
WARNING: No route found for IPv6 destination :: (no default route?)
loading libsume..
Reconciliation of nf_interface_2_log.axi with nf_interface_2_expected.axi
 PASS (20 packets expected, 20 packets received)

Reconciliation of nf_interface_3_log.axi with nf_interface_3_expected.axi
 PASS (20 packets expected, 20 packets received)

Reconciliation of nf_interface_0_log.axi with nf_interface_0_expected.axi
 PASS (0 packets expected, 0 packets received)

Reconciliation of dma_0_log.axi with dma_0_expected.axi
 PASS (0 packets expected, 0 packets received)

Reconciliation of nf_interface_1_log.axi with nf_interface_1_expected.axi
 PASS (20 packets expected, 20 packets received)

/root/NetFPGA-SUME-dev/tools/scripts/nf_sim_registers_axi_logs.py
Check registers
PTFF
```

- **As expected, total of 20 packets are received on each interface**

# Running simulation in xSim

The screenshot displays the xSim software interface during a behavioral simulation. The main window is titled "Behavioral Simulation Functional sim\_1 - top\_tb".

- Project Manager:** Located on the left, it shows the project structure with folders for Project Settings, IP Integrator, Simulation, RTL Analysis, Synthesis, Implementation, and Program and Debug.
- Scopes:** A panel on the left showing a tree view of simulation scopes. A blue box highlights the "Scopes" label.
- Objects:** A central panel listing simulation objects with columns for Name, Value, and Data Type. A blue box highlights the "Objects" label.
- Waveform window:** A large window on the right displaying a digital waveform. A blue box highlights the "Waveform window" label.
- Tcl console:** A window at the bottom showing simulation logs and commands. A blue box highlights the "Tcl console" label.

The waveform window shows signals such as `m_axis_tdata[255:0]`, `m_axis_tuser[127:0]`, `s_axis_tdata[255:0]`, and `s_axis_tuser[127:0]` over time. The time axis ranges from 1,950 ns to 12,010 ns. A vertical yellow line is positioned at 1,981,250 ns.

The Tcl console shows the following output:

```
Info: barrier complete
/root/NetFPGA-SUME-dev/projects/reference_switch/test/dma_0_stimuli.axi: end of stimuli @ 2862 ns.
2862 ns:Info: barrier complete transactor
/root/NetFPGA-SUME-dev/projects/reference_switch/test/reg_stimuli.axi: end of stimuli @ 2960 ns.
```

# Running simulation in xSim (2)

---

- **Scopes panel: displays process and instance hierarchy**
- **Objects panel: displays simulation objects associated with the instance selected in the instance panel**
- **Waveform window: displays wave configuration consisting of signals and busses**
- **Tcl console: displays simulator generated messages and can executes Tcl commands**

# Simulation gone wild

When `./nf_test.py sim .....`

1

`source /opt/Xilinx/Vivado/2014.4/settings64.sh`

2

*Edit and source `NetFPGA-SUME-alpha/tools/settings.sh`*

3

*Run `make core` under `projects/crypto_switch/hw/`*

4

*Check that `crypto_switch.tcl`, `crypto_switch_sim.tcl`, `export_registers.tcl` are all up to date with your changes*


5

*if sim finishes but complains that each test passes 10 packets but all tests FAIL – this means your static key is different between your code and your `run.py` file  
check the log*



# Crypto Module State Diagram: Solution

`change_state = m_axis_tvalid && m_axis_tready`



---

**it is time for the first synthesis!!!**

# Synthesis

---

- **To synthesize your project:**

```
cd ~/ $NF_DESIGN_DIR/
make clean; make
```

---

# Section IX: Conclusion

# Acknowledgments (I)

## ***NetFPGA Team at University of Cambridge (Past and Present):***

Andrew Moore, David Miller, Muhammad Shahbaz, Martin Zadnik  
Matthew Grosvenor, Yury Audzevich, Neelakandan Manihatty-Bojan,  
Georgina Kalogeridou, Jong Hun Han, Noa Zilberman, Gianni Antichi,  
Charalampos Rotsos, Marco Forconesi, Jinyun Zhang, Bjoern Zeeb

## ***NetFPGA Team at Stanford University (Past and Present):***

Nick McKeown, Glen Gibb, Jad Naous, David Erickson,  
G. Adam Covington, John W. Lockwood, Jianying Luo, Brandon Heller, Paul  
Hartke, Neda Beheshti, Sara Bolouki, James Zeng,  
Jonathan Ellithorpe, Sachidanandan Sambandan, Eric Lo

## ***All Community members (including but not limited to):***

Paul Rodman, Kumar Sanghvi, Wojciech A. Koszek,  
Yahsar Ganjali, Martin Labrecque, Jeff Shafer, Eric Keller ,  
Tatsuya Yabe, Bilal Anwer, Yashar Ganjali, Martin Labrecque,  
Lisa Donatini, Sergio Lopez-Buedo

Kees Vissers, Michaela Blott, Shep Siegel, Cathal McCabe

# Acknowledgements (II)



UNIVERSITY OF  
CAMBRIDGE



EPSRC

Pioneering research  
and skills



ALGO-LOGIC



***Disclaimer: Any opinions, findings, conclusions, or recommendations expressed in these materials do not necessarily reflect the views of the National Science Foundation or of any other sponsors supporting this project.***

***This effort is also sponsored by the Defense Advanced Research Projects Agency (DARPA) and the Air Force Research Laboratory (AFRL), under contract FA8750-11-C-0249. This material is approved for public release, distribution unlimited. The views expressed are those of the authors and do not reflect the official policy or position of the Department of Defense or the U.S. Government.***