# **NetFPGA Summer Course**



Presented by: Noa Zilberman Yury Audzevich

Technion August 2 – August 6, 2015

http://NetFPGA.org

Summer Course Technion, Haifa, IL 2015

# Day 1 Outline

#### The NetFPGA platform

- Introduction
- Overview of the NetFPGA Platform

#### NetFPGA SUME

- Hardware overview
- Network Review
  - Basic IP review
- The Base Reference Switch
  - Example I: Reference switch running on the NetFPGA

#### The Life of a Packet Through the NetFPGA

- Hardware Datapath
- Interface to software: Exceptions and Host I/O

#### Infrastructure


- Tree
- Verification Infrastructure
- Examples of Using NetFPGA
- Example Project: Crypto
   Switch
  - Introduction to a Crypto Switch
  - What is an IP core?
  - Getting started with a new project.
  - Crypto FSM
  - Simulation and Debug
    - Write and Run Simulations for Crypto Switch
    - **Concluding Remarks**

## **Section I: The NetFPGA platform**




## **NetFPGA = Networked FPGA**

A line-rate, flexible, <u>open networking</u> <u>platform</u> for teaching and research



## **NetFPGA Family of Boards**




NetFPGA-1G (2006)



NetFPGA-1G-CML (2014)



NetFPGA-10G (2010)



NetFPGA SUME (2014)



## NetFPGA consists of...

Four elements:




- NetFPGA board
- Tools + reference designs
- Contributed projects
- Community



## **NetFPGA** board

Networking Software running on a standard PC

A hardware accelerator built with Field Programmable Gate Array driving 1/10/ 100Gb/s network links



## **Tools + Reference Designs**

#### **Tools:**

- Compile designs
- Verify designs
- Interact with hardware

## **Reference designs:**

- Router (HW)
- Switch (HW)
- Network Interface Card (HW)
- Router Kit (SW)
- SCONE (SW)

## Community

## Wiki

## Documentation

- User's Guide "so you just got your first NetFPGA"
- Developer's Guide "so you want to build a ..."
- Encourage users to contribute

### Forums

- Support by users for users
- Active community 10s-100s of posts/week

## **International Community**

# Over 1,200 users, using over 3500 cards at 150 universities in 40 countries





# **NetFPGA's Defining Characteristics**

#### Line-Rate

- Processes back-to-back packets
  - Without dropping packets
  - At full rate
- Operating on packet headers
  - For switching, routing, and firewall rules
- And packet payloads
  - For content processing and intrusion prevention

#### <u>Open-source Hardware</u>

- Similar to open-source software
  - Full source code available
  - BSD-Style License for SUME, LGPL 2.1 for 10G
- But harder, because
  - Hardware modules must meet timing
  - Verilog & VHDL Components have more complex interfaces
  - Hardware designers need high confidence in specification of modules

# **Test-Driven Design**

#### Regression tests

- Have repeatable results
- Define the supported features
- Provide clear expectation on functionality

#### Example: Internet Router

- Drops packets with bad IP checksum
- Performs Longest Prefix Matching on destination address
- Forwards IPv4 packets of length 64-1500 bytes
- Generates ICMP message for packets with TTL <= 1</li>
- Defines how to handle packets with IP options or non IPv4

... and dozens more ...

Every feature is defined by a regression test

# Who, How, Why

#### Who uses the NetFPGA?

- Researchers
- Teachers
- Students

#### How do they use the NetFPGA?

- To run the Router Kit
- To build modular reference designs
  - IPv4 router
  - 4-port NIC
  - Ethernet switch, ...

#### Why do they use the NetFPGA?

- To measure performance of Internet systems
- To prototype new networking systems

# **Summer Course Objectives**

- Overall picture of NetFPGA
- How reference designs work
- How you can work on a project
  - NetFPGA Design Flow
  - Directory Structure, library modules and projects
  - How to utilize contributed projects
    - Interface/Registers
  - How to verify a design (Simulation and Hardware Tests)
  - Things to do when you get stuck

### AND... You build your own projects!

FPGA

## **Section II: Hardware Overview**



## **NetFPGA-1G-CML**

- FPGA Xilinx Kintex7
- 4x 10/100/1000 Ports
- PCle Gen.2 x4
- QDRII+-SRAM, 4.5MB
- DDR3, 512MB
- SD Card
- Expansion Slot




## **NetFPGA-10G**

- FPGA Xilinx Virtex5
- 4 SFP+ Cages
  - 10G Support
  - 1G Support
- PCle Gen.1 x8
- QDRII-SRAM, 27MB
- RLDRAM-II, 288MB
- Expansion Slot




## Time for a catch-up...






## **NetFPGA-SUME**

- A major upgrade over the NetFPGA-10G
   predecessor
- State-of-the-art technology




## **NetFPGA-SUME**

High Level Block Diagram




## Xilinx Virtex 7 690T

- Optimized for highperformance applications
- 690K Logic Cells
- 52Mb RAM
- 3 PCIe Gen. 3 Hard cores




# **Memory Interfaces**

- DRAM:
   2 x DDR3 SoDIMM 1866MT/s, 4GB
- SRAM:
   3 x 9MB QDRII+,
   500MHz



## **Host Interface**

- PCle Gen. 3
- x8 (only)
- Hardcore IP



## **Front Panel Ports**

- 4 SFP+ Cages
- Directly connected to the FPGA
- Supports 10GBase-R transceivers (default)
- Also Supports 1000Base-X transceivers and direct attach cables




## **Expansion Interfaces**

#### FMC HPC connector

- VITA-57 Standard
- Supports Fabric
   Mezzanine Cards (FMC)
- 10 x 12.5Gbps serial links
- QTH-DP

- 8 x 12.5Gbps serial links




## Storage

- 128MB FLASH
- 2 x SATA connectors
- Micro-SD slot
- Enable standalone operation




# **NetFPGA Board Comparison**





NetFPGA SUME	NetFPGA 10G	
Virtex 7 690T -3	Virtex 5 TX240T	
8 GB DDR3 SoDIMM 1800MT/s	288 MB RLDRAM-II 800MT/s	
27 MB QDRII+ SRAM, 500MHz	27 MB QDRII-SRAM, 300MHz	
x8 PCI Express Gen. 3	x8 PCI Express Gen. 1	
4 x 10Gbps Ethernet Ports	Ethernet Ports 4 x 10Gbps Ethernet Ports	
18 x 13.1Gb/s additional serial links	20 x 6.25Gb/s additional serial links	

# **Beyond Hardware**




- NetFPGA Board
- Xilinx Vivado based IDE
- Reference designs using
   AXI4
- Software (embedded and PC)
- Public Repository
- Public Wiki


## **Section II: Network review**




## Internet Protocol (IP)




# **Internet Protocol (IP)**



## **Basic operation of an IP router**



## **Basic operation of an IP router**



# **Forwarding tables**

IP address 32 bits wide  $\rightarrow \sim 4$  billion unique address

#### Naïve approach:

One entry per address

Entry	Destination	Port
1	0.0.0.0	1
2	0.0.0.1	2
:	:	:
2 <sup>32</sup>	255.255.255.255	12


#### Improved approach:

FPGH

Group entries to reduce table size


Destination	Port
0.0.0.0 - 127.255.255.255	1
128.0.0.1 – 128.255.255.255	2
:	:
248.0.0.0 - 255.255.255.255	12
	0.0.0.0 – 127.255.255.255 128.0.0.1 – 128.255.255.255 :

## **IP** addresses as a line




**ELEVEN** Summer Course Technion, Haifa, IL 2015


# Longest Prefix Match (LPM)



## Longest Prefix Match (LPM)




## **Implementing Longest Prefix Match**






### **Basic components of an IP router**




### **IP router components in NetFPGA**




#### **Section III: Example I**




### **Operational IPv4 router**


















# **Observing the routing tables**



le Windo	w				uter Contro								
🗍 Router	Quicks	tart											
Configura	tion	Statistics	; Det	tails									
Route	r Cor	nfigurat	tion										
Route		Ingara											
Interface	Config	juration										Load Fr	om I
Port Number				MAC Address					IP Address				
					00:00:01:01			19	92.168.	3.1			
					00:00:01:02				92.168.				
					00:00:01:03				2.168.				
				3 00:00:	00:00:01:04			19	92.168.	15.2			
Routing													eset
Modified		Destination			NextHop IP A.	. MACO	CPUO	MAC1	CPU1	MAC2	CPU2	MAC3	CP
		192.168.1			0.0.0.0							~	┼╞
		192.168.1		255.255.2		V V							┼╞
		192.168.1		255.255.2		V							+ +
		192.168.1		255.255.2		V							+
		192.168.1		255.255.2		~							
		192.168.9		255.255.2		V							
		192.168.8		255.255.2		~							
		192.168.7			192.168.3.2	V							
	9	192.168.6	5.0	255.255.2	192.168.3.2	~							
	10	192.168.5	5.0	255.255.2	192.168.3.2	V							
ARP Tabl	e											Re	eset
	Modifie	:d		Index	IP /	Address			Ne)	kt Hop I	MAC Ad	ldress	
					0 192.168.3.			00:00	00:00				
					1 192.168.15	. 1			00:00				
					2 0.0.0.0				00:00				
					3 0.0.0.0				00:00				
					4 0.0.0.0				00:00				
			<u> </u>		5 0.0.0.0				00:00				
			<u> </u>		60.0.0.0				00:00				
					70.0.0.0				):00:00				
					80.0.0.0				):00:00 ):00:00				
					90.0.0.0				):00:00				
					110.0.0.0				):00:00				
		1						100.00					
					12 0.0.0 0			00.00	):00:00	00:00			
					12 0.0.0.0 13 0.0.0.0				):00:00 ):00:00				

#### Columns:

NetFPGA

- Subnet address
- Subnet mask
- Next hop IP
- Output ports

### **Example 1**

dew	i Panel	🕹 🥼 🦛 Thujd 21.
		Media Playback Audio Video Jools View Help
e Quickstart	2d	
tration Statistics Details		
er Configuration	and a state of the second	
e Configuration	Load Frees File	
Part Number MAC Ad		
0 00 00 00 00 04 01 1 00 00 00 00 04 02	192 168 6 1 192 168 5 2	
2 00 00 00 00 04 03	192 168 4 2	
3 00 00 00 00 04 04	192 168 3 2	
g Table	Reset Entry	
d Index Destination IF Subnet Mask NextHop IF	MACO CPUD MACI CPUS MACZ CPUS MACS CPUS	
0 192 168 15 0 255 255 2 192 168 3 1 1 192 168 14 0 255 255 2 192 168 3 1		
2 192 168 13.0 255 255 2 192 168 3 1		and the second sec
3 192 168 12 0 255 255 2 192 168 6 2 4 192 168 11 0 255 255 2 192 168 6 2		
5 192 168 10 0 255 255 2 192 168 6 2		
6 192 168 9 0 255 255 2 192 168 6 2	8-24-28-26-24-25-25-25-25	H
7 192 148 6 0 255 255 2 192 148 6 2		
8 192 168 7 0 255 255 2 192 168 6 2 9 192 168 6 0 255 255 2 0 0 0 0	xxxxx = 200	
9 192 148 6 0 255 255 2 0 0 0 0 10 192 168 5 0 255 255 2 0 0 0 0		http://192.168.10.1/video/ed_hd.as/ 1.00x 03:03/10
ble	Reset Entry	Streaming video
Notified Index PA	ddress Next Hop NAC Address	
0 192 168 4 1	1 00 15 17 50 04 50	
2 192 168 3 2 192 168 6 2		
70000	00 00 00 00 00 00	
40000	00 00 00 00 00 00	
50000	60 00 00 00 00 00	
60000		
80000		
	00 00 00 00 00 00	
90.000	00.00.00.00.00	
90000		
90500 100000 110000	00 00 00 00 00 00	
900000 1000000 1100000 120000		
90.000 100.000 110.000 120.000 130.000 130.000 140.000	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	
90000 10000 110000 12000 12000 130000 14000 15000	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	
90.000 100.00 120.00 120.00 120.00 140.00 140.00 150.00 150.00	00 00 00 00 00 00 00 00 00 00 00 00 00 0	
90.000 100.000 100.000 120.000 100.000 100.000 100.000 100.000 100.000 100.000 100.000	00 00	
90.000 100.00 120.00 120.00 120.00 140.00 140.00 150.00 150.00	00 00 00 00 00 00 00 00 00 00 00 00 00 0	
90.000 100.000 100.000 120.000 100.000 100.000 100.000 100.000 100.000 100.000 100.000	00 00	
90.000 100.000 100.000 120.000 100.000 100.000 100.000 100.000 100.000 100.000 100.000	00 00	
90.000 100.000 100.000 120.000 100.000 100.000 100.000 100.000 100.000 100.000 100.000	00 00	
90.000 100.000 100.000 120.000 100.000 100.000 100.000 100.000 100.000 100.000 100.000	00 00	
$\begin{array}{c} 90600\\ 100600\\ 110600\\ 120600\\ 130600\\ 140600\\ 140600\\ 150600\\ 150600\\ 150600\\ 170600\\ 170600\\ \end{array}$	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	



### Review

- **NetFPGA as IPv4 router:**
- Reference hardware + SCONE software
- Routing protocol discovers topology

Demo:

- Ring topology
- •Traffic flows over shortest path
- •Broken link: automatically route around failure

#### **Section III: Life of a Packet**




# **Reference Switch Pipeline**


#### Five stages

- Input port
- Input arbitration
- Forwarding decision and packet modification
- Output queuing
- Output port
- Packet-based
   module interface
- Pluggable design


**tFPGA** 



### **Full System Components**



### Life of a Packet through the Hardware












#### **10GE Rx Queue**






### **Input Arbiter**








### **Output Port Lookup**




### **Output Queues**





### **10GE Port Tx**





#### **MAC Tx Queue**


Length, So port, Dst po User define	ort,	Eth Hdr: Dst MAC , Src MAC				
0		Paylo	ad			




- Linux driver interfaces with hardware
  - Packet interface via standard Linux network stack
  - Register reads/writes via ioctl system call with wrapper functions:
    - rwaxi(int address, unsigned \*data);

eg: rwaxi(**0x7d4000000**, &val);

#### **NetFPGA to host packet transfer**




#### NetFPGA to host packet transfer (cont.)




etFPGA

#### Host to NetFPGA packet transfers



#### **Register access**



NetFPGA

#### **Section V: Infrastructure**



### Infrastructure

Tree structure

#### NetFPGA package contents

- Reusable Verilog modules
- Verification infrastructure
- Build infrastructure
- Utilities
- Software libraries

### **NetFPGA** package contents

#### • Projects:

- HW: router, switch, NIC
- SW: router kit, SCONE
- Reusable Verilog modules
- Verification infrastructure:
  - simulate designs (from AXI interface)
  - run tests against hardware
  - test data generation libraries (eg. packets)
- Build infrastructure
- Utilities:
  - register I/O
- Software libraries

## **Tree Structure (1)**

#### **NetFPGA-SUME**




- contrib-projects (contributed user projects)
- lib (custom and reference IP Cores and software libraries)
  - **tools** (scripts for running simulations etc.)

**docs** (design documentations and user-guides)

https://github.com/NetFPGA/NetFPGA-SUME-alpha

## **Tree Structure (2)**



# **Tree Structure (3)**

#### projects/reference\_switch

**bitfiles (FPGA executables)** 

- hw (Vivado based project)
  - constraints (contains user constraint files)
  - **create\_ip** (contains files used to configure IP cores)
  - hdl (contains project-specific hdl code)
    - tcl (contains scripts used to run various tools)

SW

— embedded (contains code for microblaze) — host (contains code for host communication etc.) test (contains code for project verification)

#### **Reusable logic (IP cores)**

Category	IP Core(s)
I/O interfaces	Ethernet 10G Port PCI Express UART GPIO
Output queues	BRAM based
Output port lookup	NIC CAM based Learning switch
Memory interfaces	SRAM DRAM FLASH
Miscellaneous	FIFOs AXIS width converter



# **Verification Infrastructure (1)**

#### Simulation and Debugging

- built on industry standard Xilinx "xSim" simulator and "Scapy"
- Python scripts for stimuli construction and verification

# **Verification Infrastructure (2)**

#### • xSim

- a High Level Description (HDL) simulator
- performs functional and timing simulations for embedded, VHDL, Verilog and mixed designs

#### • Scapy

- a powerful interactive packet manipulation library for creating "test data"
- provides primitives for many standard packet formats
- allows addition of custom formats

#### **Build Infrastructure (2)**

- Build/Synthesis (using Xilinx Vivado)
  - collection of shared hardware peripherals cores stitched together with AXI4: Lite and Stream buses
  - bitfile generation and verification using Xilinx synthesis and implementation tools



#### **Build Infrastructure (3)**

#### Register system


- collates and generates addresses for all the registers and memories in a project
- uses integrated python and tcl scripts to generate
   HDL code (for hw) and header files (for sw)

#### **Section VI: Examples of using NetFPGA**




#### **Running the Reference Router**


#### User-space development, 4x10GE line-rate forwarding





52081





NetFPGA


#### **Contributed Projects**

Platform	Project	Contributor
1G	OpenFlow switch	Stanford University
	Packet generator	Stanford University
	NetFlow Probe	Brno University
	NetThreads	University of Toronto
	zFilter (Sp)router	Ericsson
	Traffic Monitor	University of Catania
	DFA	UMass Lowell
10G	Bluespec switch	UCAM/SRI International
	Traffic Monitor	University of Pisa
	NF1G legacy on NF10G	Uni Pisa & Uni Cambridge
	High perf. DMA core	University of Cambridge
	BERI/CHERI	UCAM/SRI International
7	OSNT	UCAM/Stanford/GTech/CNRS
letFPGA Summ	er Course Technion, Haifa, IL 2015	8

#### **OpenFlow**

- The most prominent NetFPGA success
- Has reignited the Software Defined
   Networking movement
- NetFPGA enabled OpenFlow
  - A widely available open-source development platform
  - Capable of line-rate and
- was, until its commercial uptake, the reference platform for OpenFlow.

#### **Soft Processors in FPGAs**



- Soft processors: processors in the FPGA fabric
- User uploads program to soft processor
- Easier to program software than hardware in the FPGA
- Could be customized at the instruction level
- CHERI 64bit MIPS soft processor, BSD OS

# **100Gb/s Aggregation**

100G

300Gb/s Switch

100Gbl

100Gb/s

100G

100Gb/s

100G

**Cost:** 

~\$5000

- A development platform that can aggregate 100Gb/s for:
   Non-Blocking
  - Operating systems
  - Protocols Testing
  - Measurements

#### NetFPGA SUME can:

- Aggregate 100Gb/s as Host Bus Adapter
- Be used to create large scale switches

# **Physical Interface Design**

- A deployment and interoperability test
   platform
  - Permits replacement of physical-layer
  - Provides high-speed expansion interfaces with standardised interfaces
- Allows researchers to design custom daughterboards
- Permits closer integration


#### **Power Efficient MAC**

- A Platform for 100Gb/s power-saving MAC design (e.g. lights-out MAC)
- Porting MAC design to SUME permits:
  - Power measurements
  - Testing protocol's response
  - Reconsideration of power-saving mechanisms
  - Evaluating suitability for complex architectures and systems



#### Interconnect

- Novel Architectures with line-rate performance
  - A lot of networking equipment
  - Extremely complex
- NetFPGA SUME allows prototyping a *complete* solution



#### N x N xN Hyper-cube

#### How might we use NetFPGA?

- A flexible home-grown monitoring card
- **Evaluate new packet classifiers** 
  - (and application classifiers, and other neat network apps....)
- Prototype a full line-rate next-generation Ethernet-type
- Trying any of Jon Crowcrofts' ideas (Sourceless IP routing for example)
- Demonstrate the wonders of Metarouting in a different implementation (dedicated hardware)
- ProvaBuildwarn(vaccuratemfaston linewrate NetaBuingrny) nistnet alementething>
- Hardware supporting Virtual Routers
- Check that some brave new idea actually works

#### • e.g. Atternet by the first of the second s

- **MOOSE** implementation
- **IP** address anonymization
- Ssl dEvaluate new packet classifiers
- Xen specialis(and application classifiers, and other neat network apps....)
- computational co-processor
- Distributed computational co-processor
- Pv6 antototype a full line-rate next-generation Ethernet-Type for flexible NIC API evaluations
- IPv6 IPv4 gateway (6in4, 4in6, 6over4, 4over6, ....)
- Netflow v9 reference
- PSAMP reference inplementation IPFIX reference
- Different driver/buffer interfaces (e.g. PFRING)
- or "escalators" (from gridprobe) for faster network monitors Metarouting in a different implementation (dedicated
- GPS packet threshing things
- **High-Speed Host Bus Adapter reference implementations** 
  - Infiniband

#### Provable hardware (using a C# implementation and kind with (petflow, ACL ....)

- hiber channel
- Smart Disk adapter (presuming a direct-disk interface)
- Software Defined Radio (SDR) directly on the FPGA (probably UWB only)

#### Routi Hardware supporting Virtual Routers

- - Internet exchange route accelerator

- Other protocol sanitizer (applications... UDP DCCP, etc.)
- Full and complete Crypto NIC
- **IPSec endpoint/ VPN appliance** 
  - VLAN reference implementation
- metarouting implementation
  - intelligent proxy
  - application embargo-er
  - Layer-4 gateway
  - h/w gateway for VoIP/SIP/skype
  - h/w gateway for video conference spaces
  - security pattern/rules matching
  - Anti-spoof traceback implementations (e.g. BBN stuff)
  - **IPtv multicast controller**
  - Intelligent IP-enabled device controller (e.g. IP cameras or IP power

  - snmp statistics reference implementation
  - sflow (hp) reference implementation

- implementation of zeroconf/netconf configuration language for rou
- h/w openflow and (simple) NOX controller in one...
- - inline compression
  - hardware accelorator for TOR
  - load-balancer

  - active measurement kit
  - network discovery tool
  - passive performance measurement
  - active sender control (e.g. performance feedback fed to endpoints for
  - Prototype platform for NON-Ethernet or near-Ethernet MACs
    - **Optical LAN (no buffers)**

Summer Course Technion, Haifa, IL 2015

#### How might YOU use NetFPGA?

- Build an accurate, fast, line-rate NetDummy/nistnet element
- A flexible home-grown monitoring card
- Evaluate new packet classifiers
  - (and application classifiers, and other neat network apps....)
- Prototype a full line-rate next-generation Ethernet-type
- Trying any of Jon Crowcrofts' ideas (Sourceless IP routing for example)
- Demonstrate the wonders of Metarouting in a different implementation (dedicated hardware)
- Provable hardware (using a C# implementation and kiwi with NetFPGA as target h/w)
- Hardware supporting Virtual Routers
- Check that some brave new idea actually works e.g. Rate Control Protocol (RCP), Multipath TCP,
- toolkit for hardware hashing
- MOOSE implementation
- IP address anonymization
- SSL decoding "bump in the wire"
- Xen specialist nic
- computational co-processor
- Distributed computational co-processor
- IPv6 anything
- IPv6 IPv4 gateway (6in4, 4in6, 6over4, 4over6, ....)
- Netflow v9 reference
- PSAMP reference
- IPFIX reference
- Different driver/buffer interfaces (e.g. PFRING)
- or "escalators" (from gridprobe) for faster network monitors
- Firewall reference
- GPS packet-timestamp things
- High-Speed Host Bus Adapter reference implementations
  - Infiniband
  - iSCSI
  - Myranet
  - Fiber Channel
- Smart Disk adapter (presuming a direct-disk interface)
- Software Defined Radio (SDR) directly on the FPGA (probably UWB only)
- Routing accelerator
  - Hardware route-reflector
  - Internet exchange route accelerator

- Hardware channel bonding reference implementation
- TCP sanitizer
- Other protocol sanitizer (applications... UDP DCCP, etc.)
- Full and complete Crypto NIC
- IPSec endpoint/ VPN appliance
  - VLAN reference implementation
  - e) metarouting implementation
- virtual <pick-something>
- intelligent proxy
- application embargo-er
- Layer-4 gateway
- h/w gateway for VoIP/SIP/skype
- h/w gateway for video conference spaces
- security pattern/rules matching
- Anti-spoof traceback implementations (e.g. BBN stuff)
- IPtv multicast controller
- Intelligent IP-enabled device controller (e.g. IP cameras or IP powerr
- DES breaker
- platform for flexible NIC API evaluations
- snmp statistics reference implementation
- sflow (hp) reference implementation
- trajectory sampling (reference implementation)
- implementation of zeroconf/netconf configuration language for rout
- h/w openflow and (simple) NOX controller in one...
- Network RAID (multicast TCP with redundancy)
- inline compression
- hardware accelorator for TOR
- load-balancer
- openflow with (netflow, ACL, ....)
- reference NAT device
- active measurement kit
- network discovery tool
- passive performance measurement
- active sender control (e.g. performance feedback fed to endpoints for
- Prototype platform for NON-Ethernet or near-Ethernet MACs
  - Optical LAN (no buffers)

#### Section VII: Example Project: Crypto Switch




# **Project: Cryptographic Switch**

#### Implement a learning switch that encrypts upon transmission and decrypts upon reception



# Cryptography

#### **XOR** function



#### XOR written as: $^{Y} \oplus$ XOR is *commutative:* (A ^ B) ^ C = A ^ (B ^ C)

# Cryptography (cont.)

#### Simple cryptography:

- Generate a secret key
- Encrypt the message by XORing the message and key
- Decrypt the ciphertext by XORing with the key

#### **Explanation:**

$$(M \land K) \land K = M \land (K \land K) \longleftarrow Commutativity$$
$$= M \land 0 \longleftarrow A \land A = 0$$
$$= M$$

# Cryptography (cont.)


**Example:** 

Message: 00111011 Key: 10110001 Message ^ Key: 10001010 Key: 10110001 Message ^ Key ^ Key: 00111011



#### Idea: Implement simple cryptography using XOR

- 32-bit key
- Encrypt every word in payload with key



Note: XORing with a one-time pad of the same length of the message is secure/uncrackable. See: http://en.wikipedia.org/wiki/One-time\_pad



# implementation goes wild...



#### What's a core?

#### •"IP Core" in Vivado

- Standalone Module
- Configurable and reuseable

#### •HDL (Verilog/VHDL) + TCL files

#### •Examples:

**IPFPGA** 

- -10G Port
- -SRAM Controller
- -NIC Output port lookup

# HDL (Verilog)

- NetFPGA cores
  - AXI-compliant
- AXI = Advanced eXtensible Interface
  - Used in ARM-based embedded systems
  - Standard interface
  - AXI4/AXI4-Lite: Control and status interface
  - AXI4-Stream: Data path interface
- Xilinx IPs and tool chains
  - Mostly AXI-compliant

FPGA


- Integrated into Vivado toolchain
  - Supports Vivado-specific commands
  - Allows to interactively query Vivado

#### Has a large number of uses:

- Create projects
- Set properties
- Generate cores
- Define connectivity
- Etc.

#### **Inter-Module Communication**

- Using AXI-4 Stream (Packets are moved as Stream)



#### **AXI4-Stream**

AXI4-Stream	Description
TDATA	Data Stream
TKEEP	Marks NULL bytes (i.e. byte enable)
TVALID	Valid Indication
TREADY	Flow control indication
TLAST	End of packet/burst indication
TUSER	Out of band metadata



#### **Packet Format**

TLAST	TUSER	TKEEP	TDATA
0	Х	0xFFF	Eth Hdr
0	Х	0xFFF	IP Hdr
0	Х	0xFFF	
1	Х	0x01F	Last word




#### **TUSER**

Position	Content
[15:0]	length of the packet in bytes
[23:16]	source port: one-hot encoded
[31:24]	destination port: one-hot encoded
[127:32]	6 user defined slots, 16bit each



#### **TVALID/TREADY Signal timing**

- No waiting!
- Assert TREADY/TVALID whenever appropriate
- TVALID should *not* depend on TREADY



- In compliance to AXI, NetFPGA has a specific byte ordering
  - 1st byte of the packet @ TDATA[7:0]
  - 2nd byte of the packet @ TDATA[15:8]

#### Getting started with a new project:



#### **Embedded Development Kit**

- Xilinx integrated design environment contains:
  - Vivado, a top level integrated design tool for "hardware" synthesis, implementation and bitstream generation

#### - Software Development Kit (SDK), a

development environment for "software application" running on embedded processors like Microblaze

- Additional tools (e.g. Vivado HLS)

#### **Xilinx Vivado**

- A Vivado project consists of following:
  - <project\_name>.xpr
    - top level Vivado project file
  - Tcl and HDL files that define the project
  - system.xdc
    - user constraint file
    - defines constraints such as timing, area, IO placement etc.

#### Xilinx Vivado (2)


#### • To invoke Vivado design tool, run:

<project\_root>/hw/project/<project\_name>.xpr</project\_name>.xpr

# This will open the project in the Vivado graphical user interface

- open a new terminal
- <project\_root>/projects/ <project\_name>/</project\_name>/
- source /opt/Xilinx/Vivado/2014.4/settings64.sh
- vivado hw/project/<project name>.xpr

#### Vivado Design Tool (1)



#### Vivado Design Tool (2)

- IP Catalog: contains categorized list of all available peripheral cores
- IP Integrator: shows connectivity of various modules over AXI bus
- Project manager: provides a complete view of instantiated cores

# Vivado Design Tool (3)

<u>File E</u> dit F <u>l</u> ow <u>T</u> ools <u>W</u> indow L	ayout ⊻iew <u>H</u> elp					[	<b>२</b> → Search	commands
🯄 🚵 🖩 🕼 🕼 🕼 🗶 🕏	> 🕨 🔚 🚳 🎉 മ	🤹 😐	Default Layout 🛛 🔻 🔭 🧐					Ready
Flow Navigator «	Block Design - con	trol_sul	b					×
🔍 🔀 🖨	Des = 🗆 🖻 ×	🖁 🖓 Di	agram 🗙 🔣 Address Editor 🗙					
	🔍 🛣 🖪 📴	Q	Cell	Slave Interface	Base Name	Offset Address	Rang	e High Address
Project Manager	A control sub		🗁 External Masters					
🚳 Project Settings	o-a External Interf	<b>A</b>	🗣 🖽 SOO_AXI (32 address bits : 4G)					
	🛛 🗁 Interface Conr		- 🚥 M00_AXI	M00_AXI	Reg	0x4400_0000	4K	• 0x4400_0FFF
🔂 Add Sources		1000	- 🚥 M01_AXI	M01_AXI	Reg	0x4401_0000	4K	<ul> <li>0x4401_0FFF</li> </ul>
💡 Language Templates		<b>E</b>	- 🚥 M02_AXI	M02 AXI	Reg	0x4402_0000	4K	<ul> <li>0x4402_0FFF</li> </ul>
📮 IP Catalog			- 🚥 M03_AXI	M03_AXI	Reg	0x4403_0000	4K	<ul> <li>0x4403_0FFF</li> </ul>
	o-∃ axi_clock_cont		— 🚥 M04_AXI	M04 AXI	Reg	0x4404_0000	4K	<ul> <li>0x4404_0FFF</li> </ul>
IP Integrator			🗣 🗁 Unmapped Slaves (3)					
			M07_AXI	M07 AXI	Reg		_	-
👫 Create Block Design			M05_AXI	M05 AXI	Reg	Addre	220	VIAW
📑 Open Block Design			mmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmm	M06_AXI	Reg	Addre	,00	VICW
🗞 Generate Block Design								

- Address Editor:
  - Under IP Integrator

- Defines base and high address value for peripherals connected to AXI4 or AXI-LITE bus


- Not AXI-Stream!
- These values can be controlled manually, using tcl PLEADER

### Getting started with a new project (1)

#### • Projects:

- Each design is represented by a project
- Location: NetFPGA-SUME-alpha/projects/<proj\_name>
- Create a new project:
  - Normally:
    - copy an existing project as the starting point
  - Today:
    - pre-created project (crypto\_switch)
- Consists of:
  - Verilog source
  - Simulation tests
  - Hardware tests
  - Optional software

### Getting started with a new project (3)



**LFPGR** 

### Getting started with a new project (4)

- Shared modules included from netfpga/lib/hw
  - Generic modules that are re-used in multiple projects
  - Specify shared modules in project's tcl file

– crypto\_switch:

Local	Shared
crypto	Everything else



## Getting started with a new project (5)


Create crypto core using core template:

- 1. cd \$NF\_DESIGN\_DIR/hw/local\_ip
- 2. cp -r example\_ip crypto
- 3. Write and edit files under crypto Folder
- 4. cd \$NF\_DESIGN\_DIR/hw/
- 5. vi Makefile
  - Refer to Line 61
- 6. make core

Notes:

- 1. review ~/NetFPGA-SUME-alpha/tools/settings.sh
- 2. make sure NF\_PROJECT\_NAME=crypto\_switch
- 3. If you make chages: source ~/NetFPGA-SUMEalpha/tools/settings.sh

#### crypto.v



endmodule



# crypto.v (2)

```
----- Modules
                                   Packet data dumped in
                                   a FIFO. Allows some
fallthrough small fifo #(
                                   "decoupling" between
  .WIDTH(...),
  .MAX DEPTH BITS(2)
                                   input and output.
 input fifo (
)
  .din ({fifo out tlast, fifo out tuser,..}), // Data in
             (s axis tvalid & s axis tready), // Write enable
  .wr en
  .rd en (in fifo rd en), // Read the next word
  .dout ({s axis tlast, s axis tuser, ..}),
  .full (),
  .nearly full(in_fifo_nearly_full),
  .prog full (),
  .empty (in fifo empty),
  .reset (!axi aresetn),
  .clk
        (axi aclk)
);
```

# crypto.v (3)

```
//----- Logic-----
```

```
assign s_axis_tready = !in_fifo_nearly_full;
assign m_axis_tuser = fifo_out_tuser;
...
```

```
always @(*) begin
   // Default value
   in_fifo_rd_en = 0;
   if (m_axis_tready && !in_fifo_empty) begin
        in_fifo_rd_en = 1;
        end
   end
```

Combinational logic to read data from the FIFO. (Data is output to output ports.)

You'll want to add your state in this section.

#### **Project Design Flow**

- There are several ways to design and integrate a project, e.g.
  - Using Verilog files for connectivity and TCL scripts for project definition
  - Using Vivado's Block Design (IPI) flow
- We will use the first, but introduce the second

#### **Project Integration**

- vi \$NF\_DESIGN\_DIR/hw/nf\_datapath.v
- Add the new module between the output port lookup and output queues
- Connect S3\_AXI to the AXI\_Lite interface of the block
  - Not mandatory now, but will help for tomorrow



#### **Project Integration**


- Edit the TCL file which generates the project:
- vi \$NF\_DESIGN\_DIR/hw/tcl/ <project\_name>\_sim.tcl
- Add the following lines:

create\_ip -name <core\_name> -vendor NetFPGA -library NetFPGA -module\_name <core>\_ip set\_property generate\_synth\_checkpoint false [get\_files <core>\_ip.xci] reset\_target all [get\_ips <core>\_ip] generate target all [get ips <core> ip]


 Save time for later, add the same text also in: \$NF\_DESIGN\_DIR/tcl/<project\_name>.tcl

FPIGH


#### **Project Integration – Block Design**



### **Project Integration – Block Design (2)**




#### **Project Integration – Block Design (3)**



#### NetFPGA Summer Course Technion, Haifa, IL 2015

### **Project Integration – Block Design (4)**





### **Project Integration – Block Design (5)**

#### **Setting module parameters**

😣 🗉 Re-customize IP			
input_arbiter (1.00)			4
🎁 Documentation 這 IP Location			
Show disabled ports	Component Name input_ar	biter_0	]
<pre></pre>	C_ARD_NUM_CE_ARRAY C_BASEADDR C_DPHASE_TIMEOUT C_HIGHADDR C_M_AXIS_DATA_WIDTH C_M_AXIS_TUSER_WIDTH C_NUM_ADDRESS_RANGES C_S_AXIS_TUSER_WIDTH C_S_AXIS_TUSER_WIDTH C_S_AXI_ADDR_WIDTH C_S_AXI_DATA_WIDTH C_S_AXI_DATA_WIDTH C_S_AXI_ADDR_WIDTH NUM_QUEUES	"00000001"         0x0000000         0         0x0000FFFF         256         128         256         128         32         32         0x0000FFFF         1         0x0000FFFF         1         0x0000FFFF         1         0         5	
			OK Cancel




### **Project Integration – Block Design (6)**

ile <u>E</u> dit F <u>l</u> ow <u>T</u> ools <u>W</u> indow							Search com	
E 📄 🗎 🕼 🖤 🔒 🐘 🗙 🕻		Default Lay	out 🔹 🗶 🔌 🏌 🖏			write_bitstream	Out-of-o	late more info
ow Navigator «	Block Design - reference_nic							>
	Design _ C 🗠 ×	🚰 Diagra	am × 🗷 Address Editor ×					
Project Manager	< ∠ 2 8 1-		Cell	Slave Interface	Base Name	0ffeet Address	Range	e 🔰 High Addı
	🎄 reference_nic 🔄		mbsys/microblaze_0 Data (32 address bits : 4G)					
🍪 Project Settings	🗣 🦳 External Interfaces		- mbsys/microblaze 0 local memory/	SIMB	Mem	0x0000 000	64K	- 0x0000 FFFF
😚 Add Sources	Interface Connections		- mbsys/microblaze 0 axi intc	s axi	Reg	0x4120 0000	64K	0x4120 FFFF
💡 Language Templates	o-a Ports o-a Nets	王	- 🚥 axi iic O	S AXI	Reg	0x4080 0000	64K	0x4080 FFFF
📭 IP Catalog			– 🚥 axi_uartlite_0	S_AXI	Reg	0x4060_0000	64K	• 0x4060_FFFF
	• axi_interconnect_0		- 🚥 input_arbiter_0	S_AXI	reg0	0x4401_0000	4K	<ul> <li>0x4401_0FFF</li> </ul>
IP Integrator	o-↓ axi uartlite 0 (AXI Uart		– 🚥 nic_output_port_lookup_0	S_AXI	reg0	0x4403_0000	4K	<ul> <li>0x4403_0FFF</li> </ul>
	Input arbiter 0 (input a			S_AXI	reg0	0x4402_0000	4K	<ul> <li>• 0x4402_0FFF</li> </ul>
🍰 Create Block Design	o-   mbsys		- m nf_10g_interface_0	S_AXI	reg0	0x4404_0000	4K	<ul> <li>0x4404_0FFF</li> <li>0x4404_0FFF</li> </ul>
🚰 Open Block Design	o-∯ nf_10g_interface_0 (nf_		- m nf_10g_interface_1	S_AXI	reg0	0x4405_0000 0x4406 0000	4K 4K	<ul> <li>• 0x4405_0FFF</li> <li>• 0x4406_0FFF</li> </ul>
🎭 Generate Block Design	o-↓ nf_10g_interface_1 (nf)			S_AXI S_AXI	reg0 reg0	0x4406_0000 0x4407_0000	4K 4K	<ul> <li>0x4406_0FFF</li> <li>0x4407_0FFF</li> </ul>
	•- Inf_10g_interface_2 (nf_	0-1	Instruction (32 address bits : 4G)	5_AXI	regu	0.4407_0000	41	• 0X4407_0FFF
Simulation	•- Inf_10g_interface_3 (nf_		nf_sume_dma/nf_riffa_dma_0					
🚳 Simulation Settings	o-ഈ nf_sume_dma		m axi lite (32 address bits : 4G)					
🔍 Run Simulation	o-∯ nic_output_port_lookup		- 🚥 axi iic 0	S AXI	Reg	0x4080 0000	64K	▼ 0x4080 FFFF
w Run Simulation	o-∯ output_queues_0 (outp o-∯ proc_sys_reset_0 (Proc →		– 🚥 axi_uartlite_0	SAXI	Reg	0x4060_0000	64K	▼ 0x4060_FFFF
RTL Analysis			– 🚥 input_arbiter_0	S_AXI	reg0	0x4401_0000	4K	<ul> <li>0x4401_0FFF</li> </ul>
- 1			– 🚥 nic_output_port_lookup_0	S_AXI	reg0	0x4403_0000	4K	<ul> <li>0x4403_0FFF</li> </ul>
▷ 📑 Open Elaborated Desig	🔥 So 😫 De 📼 Si		– en output_queues_0	S_AXI	reg0	0x4402_0000	4K	<ul> <li>0x4402_0FFF</li> </ul>
Complex and	Block Properties _ 🗆 🖄 🗡			S_AXI	reg0	0x4404_0000	4K	• 0x4404_0FFF
Synthesis			— m nf_10g_interface_1 — m nf 10g_interface 2	S_AXI	reg0	0x4405_0000 0x4406 0000	4K 4K	0x4405_0FFF
🍪 Synthesis Settings	🗢 🔶 🔯 📐		- m nf_10g_interface_2	S_AXI S_AXI	reg0 reg0	0x4405_0000	4K 4K	• 0x4406_0FFF
황 Run Synthesis	🞐 input_arbiter_0		In_rog_intenace_s	5_AAI	lego	0,4407_000	41	* 0X4407_0FFF
🕨 💕 Open Synthesized Desiç	Name: input arbiter							
Implementation	Parent name: reference nic						,	
·	Farenchame: Telefence_nic				— O	ffset		Ranç
🚳 Implementation Setting			Address Editor		Ŭ	11301	ļ	ivans
Run Implementation			Address Editor					-
👂 📑 Open Implemented Des								
Program and Debug	General Properties IP	•		11111				
🚳 Bitstream Settings	Tcl Console							- D & X
🚵 Generate Bitstream		and black	william and in whill wroten large 2	0				
			<pre> xilinx.com:ip:util_vector_logic:2 xilinx.com:ip:util vector logic:2</pre>					
🕨 💕 Open Hardware Manag			xilinx.com:ip:pcie3_7x:3.0 - pcie3					
			NetFPGA:NetFPGA:nf riffa dma:1.0		0			
	🛛 🔤 🛛 Adding component insta		xilinx.com:ip:axis_data_fifo:1.1					
	- Adding component insta		xilinx.com:ip:axis_data_fifo:1.1					
	Adding component insta		xilinx.com:ip:axis_dwidth_convert xilinx.com:ip:axis_dwidth_convert					
	× Successfully read diag	ram <refer< td=""><td>rence_nic&gt; from BD file <td>ch-2/ih896/SUM</td><td>= DEV/NOA SUME</td><td>01 /NetEPGA-SUME-d</td><td>lev /nroier</td><td>cts/reference</td></td></refer<>	rence_nic> from BD file <td>ch-2/ih896/SUM</td> <td>= DEV/NOA SUME</td> <td>01 /NetEPGA-SUME-d</td> <td>lev /nroier</td> <td>cts/reference</td>	ch-2/ih896/SUM	= DEV/NOA SUME	01 /NetEPGA-SUME-d	lev /nroier	cts/reference
	open bd design: Time (	s): cpu =	00:00:13 ; elapsed = 00:00:09 . Memor	rv (MB): peak :	= 5897.762 ; g	ain = 17.516 : fre	e physica	al = 20373 : =
			,	2 2000 C PORT				/ =
								Þ
	Type a Tcl command here							

#### Solution Summer Course Technion, Haifa, IL 2015

### **Project Integration – Block Design (7)**





#### **Summary to this Point**

- Created a new project
- Created a new core named crypto
- Wired the new core into the pipline
  - After output\_port\_lookup
  - Before output\_queues
- Next we will write the Verilog code!


## Implementing the Crypto Module (1)

- What do we want to encrypt?
  - IP payload only
    - Plaintext IP header allows routing
    - Content is hidden
  - Encrypt bytes 35 onward
    - Bytes 1-14 Ethernet header
    - Bytes 15-34 IPv4 header (assume no options)
    - Remember AXI byte ordering
  - For simplicity, assume all packets are IPv4 without options

### Implementing the Crypto Module (2)


- State machine (shown next):
  - Module headers on each packet
  - Datapath 256-bits wide
    - 34 / 32 is not an integer! 😕


#### Inside the crypto module



#### **Crypto Module State Diagram**

Hint: We suggest 3 states





### Implementing the Crypto Module (3)

#### Implement your state machine inside crypto.v

#### Suggested sequence of steps:

- 1. Set the key value
  - set the key = 32'hfffffff;
- 2. Write your state machine to modify the packet by XORing the key and the payload
  - Use eight copies of the key to create a 256-bit value to XOR with data words
- 3. Do not pay attention to the register infrastructure that will be explained later.

#### Continuous assignments

- appear outside processes (always @ blocks):

assign foo = baz & bar;

- targets must be declared as wires
- always "happening" (ie, are concurrent)

#### Non-blocking assignments


- appear inside processes (always @ blocks)
- use only in *sequential* (clocked) processes:

- occur in next *delta* ('moment' in simulation time)
- targets must be declared as regs
- never clock any process other than with a clock!

FPGB

#### Blocking assignments

- appear inside processes (always @ blocks)
- use only in *combinatorial* processes:
  - (combinatorial processes are much like continuous assignments)



- occur one after the other (as in sequential langs like C)
- targets must be declared as regs-even though not a register
- never use in sequential (clocked) processes!


- Blocking assignments
  - appear inside processes (always @ blocks)
  - use only in *combinatorial* processes:
    - (combinatorial processes are much like continuous assignments)

always @(*) be	gin
tmp = a;	unlike non-blocking,
a = b;	have to use a
b = tmp;	temporary signal
end	L

- occur one after the other (as in sequential langs like C)
- targets must be declared as regs even though not a register
- never use in sequential (clocked) processes!


FPGA

• Never assign one signal from two processes:



#### In combinatorial processes:

- take great care to assign in all possible cases



- (latches <as opposed to flip-flops> are bad for timing closure)

#### In combinatorial processes:

- take great care to assign in all possible cases

```
always @(*) begin
    if (cond) begin
        foo = bar;
    else
        foo = quux;
    end
end
```

#### In combinatorial processes:

- (or assign a default)

always @(\*) begin
foo = quux;

if (cond) begin
 foo = bar;
end
end

#### **Section VIII: Simulation and Debug**



## **Testing: Simulation**

- Simulation allows testing without requiring lengthy synthesis process
- NetFPGA simulation environment allows:
  - Send/receive packets
    - Physical ports and CPU
  - Read/write registers
  - Verify results
- Simulations run in xSim

# We provides an unified infrastructure for both HW and simulation tests

Summer Course Technion, Haifa, IL 2015

# **Testing: Simulation**

- We will simulate the "crypto\_switch" design under the "simulation framework"
- We will show you how to
  - create simple packets using scapy
  - transmit and reconcile packets sent over 10G
     Ethernet and PCIe interfaces
  - the code can be found in the "test" directory inside the crypto\_switch project

# **Testing: Simulation(2)**

Run a simulation to verify changes:

- make sure "NF\_DESIGN\_DIR" variable in the tools/settings.sh file located in ~/NetFPGA-SUME-alpha points to the crypto\_switch project.
- source ~/NetFPGA-SUME-alpha/tools/settings.sh (export NF\_DESIGN\_DIR=~/NetFPGA-SUMEalpha/projects/crypto\_switch)
- 3. make –C \$NF\_DESIGN\_DIR/hw reg
- 4. cd ~/NetFPGA-SUME-alpha/tools/scripts
- 5. ./nf\_test.py sim --major crypto –minor test
  - Or ./nf\_test.py sim --major crypto –major test --gui (if you want to run the gui

### Now we can simulate the crypto functionality

# **Crypto Switch simulation**

### cd \$NF\_DESIGN\_DIR/test/both\_crypto\_test vim run.py

- The **"isHW**" statement enables the HW test (we will look into it tomorrow)
- Let's focus on the "else" part of the statement
- make\_IP\_pkt fuction creates the IP packet that will be used as stimuli
- **pkt.tuser\_sport** is used to set up the correct source port of the packet
- **encrypt\_pkt** encrypts the packet
- **pkt.time** selects the time the packet is supposed to be sent
- **nftest\_send\_phy/dma** are used to send a packet to a given interface
- nftest\_expected\_phy/dma are used to expect a packet in a given interface
- **nftest\_barrier** is used to block the simulation till the previous statement

has been completed (e.g., send\_pkts -> barrier -> send\_more\_pkts)



```
/root/NetFPGA-SUME-dev/projects/reference_switch/test/dma_0_stim.axi: end of stimuli @ 2862 ns.
2862 ns.Info: barrier complete transactor
/root/NetFPGA-SUME-dev/projects/reference_switch/test/reg_stim.axi: end of stimuli @ 2960 ns.
INFO: [Common 17-206] Exiting Vivado at Tue Jul 28 16:22:52 2015...
/root/NetFPGA-SUME-dev/tools/scripts/nf sim reconcile axi logs.pv
WARNING: No route found for IPv6 destination :: (no default route?)
loading libsume..
Reconciliation of nf_interface_2_log.axi with nf_interface_2_expected.axi
        PASS (20 packets expected, 20 packets received)
Reconciliation of nf_interface_3_log.axi with nf_interface_3_expected.axi
        PASS (20 packets expected, 20 packets received)
Reconciliation of nf_interface_0_log.axi with nf_interface_0_expected.axi
        PASS (0 packets expected, 0 packets received)
Reconciliation of dma_0_log.axi with dma_0_expected.axi
        PASS (0 packets expected, 0 packets received)
Reconciliation of nf_interface_1_log.axi with nf_interface_1_expected.axi
        PASS (20 packets expected, 20 packets received)
/root/NetFPGA-SUME-dev/tools/scripts/nf sim registers axi logs.py
Check registers
```

• As expected, total of 20 packets are received on each interface

### **Running simulation in xSim**

<u>Eile E</u> dit F <u>l</u> ow <u>T</u> ools <u>W</u> indow L					Q- Search commands
🛊 📴 🕼 🖉 🗎 👘 🗙 👂 🕨		🛚 🕅 🔜 🕬 💶 10 us 🔹 🖬 🗔	<b>(2</b> )		Rea
Flow Navigator «	Behavioral Simulation - Functional - sim_1 - top	-			
🥄 🔀 🖨	Scopes _ C		Untitled 1* ×		- C
Project Manager	See 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1				1,981.2900 ns
Roject Settings	Name Block Type Design Unit Use of the Verilog M top the	Name Value Data Ty.	🌥 🔛 Name	Value	1,960 ηs 11,970 ηs 11,980 ηs 11,990 ηs 12,000 ηs 12,010 ηs
Add Sources	∲-∎top_sim Verilog M top_sim	- 🗞 sys_clk 1 Logic	🔍 •	a8c00100a8c07c	a8c00100 ¥0000000 ¥a8c00100a8c07cf800 ¥00000000,¥a8c00100a8c07cf800 ¥000000
💡 Language Templates	→ axi_clockin Verilog M axi_clocking → and datapat Verilog M nf datapath	- 12 sys_clkp 1 Logic - 12 sys_clkn 0 Logic	Q • - ■ m_axis_tkeep[31:0]	fffffff	THEFTER OFFICE CONTRACTOR CONTRAC
🖵 IP Catalog	🕸 🥃 input_ar Verilog M input_arbit	- 🖏 xphy_clk 0 Logic	📉 •-= m_axis_tuser[127:0]	000000000000000	$)(\underline{a},,\underline{a},$
IP Integrator	Inst Verilog M output_port Inst Verilog M switch lite	- 1% xphy_refclk_p 0 Logic - 1% xphy refclk n 1 Logic	👌 🔓 m_axis_tvalid	1	
A Create Block Design	Inp Verilog M fallthrough	- 🗞 clk_ref 1 Logic	Im_axis_tready Im_m_axis_tlast	1	
🚰 Open Block Design	- eth Verilog M eth_parser - email ma Verilog M mac cam lut	-1% clk_ref_p 1 Logic -1% clk_ref_n 0 Logic	axis_trast	0 a8c00100a8c07c	co xaxcxccccccccccccccccccccccccc
🍓 Generate Block Design	🗢 🥃 dst Verilog M fallthrough	-lla pcie_7x_mg Z Logic	🖆 • 📲 s_axis_tkeep(31:0)	<del></del>	00 (f) 0 (0) 00000000 (f) (0) 00000000 (f) (0)
	□ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □	- 1% pcie_7x_mg Z Logic - 1% rxp Z Logic	•-** s_axis_tuser(127:0)	000000000000000	$\underbrace{\texttt{co}}{\texttt{(o)}} \texttt{coccoccccccccccccccccccccccccccccccc$
Simulation	ip	-13 rxn Z Logic	📲 🧯 s_axis_tvalid	1	
🍪 Simulation Settings 🔍 Run Simulation	• Taxis sim st VHDL Entity axis si sti • TaxSin of a constant of axis si sti	-11 txp Z Logic -11 txn Z Logic	La sis_tready	1 0	
w Nun Sinulation		-1% i2c_clk Z Logic	🔓 🦉 🔓 s_axis_tlast	0	
RTL Analysis	o I sti o I axis sim st VHDL Entity axis sim sti	-1% i2c_data Z Logic			
👂 💕 Open Elaborated Design	🗢 🧧 axis_sim_re Verilog M axis_sim_re	-1 si5324_rst_n Z Logic -1 led_0 0 Logic			
Synthesis	• axis_sim_re Verilog M axis_sim_re	-12 led_1 X Logic			
Synthesis Settings	axis_sim_re Verilog M axis_sim_re axis_sim_re Verilog M axis_sim_re	-1. pcie_7x_mg Z Logic -1. pcie_7x_mg Z Logic			
Run Synthesis	💁 🥃 axis_sim_re Verilog M axis_sim_re	I PL SIM FAS TRUE Array			
👂 📄 Open Synthesized Design	♀ ■ control_sub Verilog M control_sub ♀ ■ axi sim tra VHDL Entity axi sim tra	C_DATA_WI 256 Array → KEEP_WIDT 8 Array			
Implementation	🗢 🛢 barrier_i Verilog M barrier_ip	Openation of the second sec			
Implementation Settings	Scope & Sources	Generation Set			
Run Implementation	Simulation Scope Properties _ 🗆 🗠	× 🛛 🛶 AXISTEN_IF FALSE Array			Waveform window
Open Implemented Design		AXISTEN_IF FALSE Array     AXISTEN_IF FALSE Array			
December of Declare	<pre>top_tb</pre>				
Program and Debug	Name: /top_tb	Array			
🍓 Generate Bitstream	Design unit: top_tb	Q=> AXISTEN IF 0 Array			
Somerate Bissream Open Hardware Manager	Block type: Verilog Module	AXISTEN IF 0 Array			
	File: /root/NetFPGA-SUME-dev/projects/r	PTERIO 10 Array			
		CORE PERI 4 Float T			
		CONCISI:01 1 Array			
		Page 84834XI[31=00110000 Array			
		🖙 🗃 BAR5AXI[31 01010000 Array			
		BAROSIZE[ 11111111 Array			
		E A BARISIZEI IIIII AFFAV	▼ 4 <u>)</u>		
	Tri Console				
	Info: barrier complete				
	/root/NetFPGA-SUME-dev/projects/reference_switch/test/dma_0_stim.axi: end of stimuli @ 2862 ns. 2862 ns.Info: barrier complete transactor				
	C/root/NetFPGA-SUME-dev/projects/reference_switch/test/reg_stim.axi: end of stimuli @ 2960 ns.				
	Type a Tcl command here				
	📓 Tcl Console 💿 Messages 🔍 Log				
exadecimal					Sim Time: 3 us

### Running simulation in xSim (2)

- Scopes panel: displays process and instance hierarchy
- Objects panel: displays simulation objects associated with the instance selected in the instance panel
- Waveform window: displays wave configuration consisting of signals and busses
- Tcl console: displays simulator generated messages and can executes Tcl commands

### Simulation gone wild

When "./nf\_test.py sim ....."

source /opt/Xilinx/Vivado/2014.4/settings64.sh

2 Edit and source NetFPGA-SUME-alpha/tools/settings.sh

3

Run "make core" under projects/crypto\_switch/hw/

#### 4


Check that crypto\_switch.tcl, crypto\_switch\_sim.tcl, export\_registers.tcl are all up to date with your changes

#### 5

if sim finishes but complains that each test passes 10 packets but all tests FAIL – this means your static key is different between your code and your run.py file check the log

## **Crypto Module State Diagram: Solution**

change\_state = m\_axis\_tvalid && m\_axis\_tready



### it is time for the first synthesis!!!



### **Synthesis**

- To synthesize your project:
- cd ~/\$NF\_DESIGN\_DIR/
  make clean; make



### **Section IX: Conclusion**



# **Acknowledgments (I)**

### NetFPGA Team at University of Cambridge (Past and Present):

Andrew Moore, David Miller, Muhammad Shahbaz, Martin Zadnik Matthew Grosvenor, Yury Audzevich, Neelakandan Manihatty-Bojan, Georgina Kalogeridou, Jong Hun Han, Noa Zilberman, Gianni Antichi, Charalampos Rotsos, Marco Forconesi, Jinyun Zhang, Bjoern Zeeb

### NetFPGA Team at Stanford University (Past and Present):

Nick McKeown, Glen Gibb, Jad Naous, David Erickson,

G. Adam Covington, John W. Lockwood, Jianying Luo, Brandon Heller, Paul Hartke, Neda Beheshti, Sara Bolouki, James Zeng, Jonathan Ellithorpe, Sachidanandan Sambandan, Eric Lo

### All Community members (including but not limited to):

Paul Rodman, Kumar Sanghvi, Wojciech A. Koszek, Yahsar Ganjali, Martin Labrecque, Jeff Shafer, Eric Keller, Tatsuya Yabe, Bilal Anwer, Yashar Ganjali, Martin Labrecque, Lisa Donatini, Sergio Lopez-Buedo

Kees Vissers, Michaela Blott, Shep Siegel, Cathal McCabe

### Acknowledgements (II)



<u>Disclaimer:</u> Any opinions, findings, conclusions, or recommendations expressed in these materials do not necessarily reflect the views of the National Science Foundation or of any other sponsors supporting this project.

This effort is also sponsored by the Defense Advanced Research Projects Agency (DARPA) and the Air Force Research Laboratory (AFRL), under contract FA8750-11-C-0249. This material is approved for public release, distribution unlimited. The views expressed are those of the authors and do not reflect the official policy or position of the Department of Defense or the U.S. Government.

FPGA