

Rapid Prototyping of High Bandwidth Devices in Open Source

Presented by:

Noa Zilberman, Yury Audzevich University of Cambridge

August 31st, 2015

http://NetFPGA.org



Tutorial Outline

Open Source Hardware

- Introduction
- Challenges
- The NetFPGA platform
 - Introduction

NetFPGA Hardware Overview

- Overview of NetFPGA Platforms
- NetFPGA SUME
- Life of a Packet
- Examples of Using NetFPGA
- Infrastructure
 - Tree
 - Verification Infrastructure
- Example Project
 - Introduction

- What is an IP core?
- Getting started with a new project.

• Simulation and Debug

- Write and Run Simulations

What to do next

- Available Resources
- Getting Started
- Concluding Remarks

Section I: Open Source Hardware



Open? What is it anyway?

- "I can see inside"
- Open Source Software
 - Source code is available to the public
- Open Standards
 - A standard that is publicly available
 - Does not mean open access...
 - IETF, IEEE, ITU-T, ...

Open Source Hardware

- Can mean so many things...
 - Firmware code
 - SoC design
 - Programmable logic design
 - Board design schematics
 - Board design layout
 - Board design gerbers
 - FPGA design
 - HDL code
 - Compiled outputs
 - Generated projects





letFPGA



Open Source License

License ≠ Copyrights

- Copyright - the rights that you get in your work.

- You have the exclusive right to *copy, distribute, display, perform, and make derivative works* based on your original work.
- Copyright assignment you give someone your copyrights.
- License Gives the other party permission to use some or all of your copyright rights.
 - You retain ownership of your copyrights.

Open Source License

Open source license:

- What you can do;
- How you can redistribute the software/hardware.
- The are many types of open source license – Apache, BSD, GPL, MIT, Mozilla,...
- Check carefully which one is right for you!
- ... Not necessarily adequate for *Hardware*

Open Source Networking open-standard, vendor-independent APIs & designs

Core idea: SDN (Software Defined Networking)

SDN arose on the back of OpenFlow



NetFPGA as a complete example

- Software, hardware, toolchain, platform
- Documentation

- How to contribute?

- Super supporters
- Community & volunteers
- Planning for longevity
- Hard

Section II: The NetFPGA platform



NetFPGA = Networked FPGA

A line-rate, flexible, <u>open networking</u> <u>platform</u> for teaching and research



NetFPGA Family of Boards



NetFPGA-1G (2006)



NetFPGA-1G-CML (2014)



NetFPGA-10G (2010)



NetFPGA SUME (2014)

NetFPGA consists of...

Four elements:



- NetFPGA board
- Tools + reference designs
- Contributed projects
- Community



NetFPGA board

Networking Software running on a standard PC

A hardware accelerator built with Field Programmable Gate Array driving 1/10/ 100Gb/s network links



Tools + Reference Designs

Tools:

- Compile designs
- Verify designs
- Interact with hardware

Reference designs:

- Router (HW)
- Switch (HW)
- Network Interface Card (HW)
- Router Kit (SW)
- SCONE (SW)

Community

Wiki

Documentation

- User's Guide "so you just got your first NetFPGA"
- Developer's Guide "so you want to build a ..."
- Encourage users to contribute

Forums

- Support by users for users
- Active community 10s-100s of posts/week

International Community

Over 1,200 users, using over 3500 cards at 150 universities in 40 countries





NetFPGA's Defining Characteristics

Line-Rate

- Processes back-to-back packets
 - Without dropping packets
 - At full rate
- Operating on packet headers
 - For switching, routing, and firewall rules
- And packet payloads
 - For content processing and intrusion prevention

Open-source Hardware

- Similar to open-source software
 - Full source code available
 - BSD-Style License for SUME, LGPL 2.1 for 10G
- But harder, because
 - Hardware modules must meet timing
 - Verilog & VHDL Components have more complex interfaces
 - Hardware designers need high confidence in specification of modules

Test-Driven Design

Regression tests

- Have repeatable results
- Define the supported features
- Provide clear expectation on functionality

Example: Internet Router

- Drops packets with bad IP checksum
- Performs Longest Prefix Matching on destination address
- Forwards IPv4 packets of length 64-1500 bytes
- Generates ICMP message for packets with TTL <= 1
- Defines how to handle packets with IP options or non IPv4

... and dozens more ...

Every feature is defined by a regression test

Who, How, Why

Who uses the NetFPGA?

- Researchers
- Teachers
- Students

How do they use the NetFPGA?

- To run the Router Kit
- To build modular reference designs
 - IPv4 router
 - 4-port NIC
 - Ethernet switch, ...

Why do they use the NetFPGA?

- To measure performance of Internet systems
- To prototype new networking systems

Section III: NetFPGA Hardware Overview



NetFPGA-1G-CML

- FPGA Xilinx Kintex7
- 4x 10/100/1000 Ports
- PCle Gen.2 x4
- QDRII+-SRAM, 4.5MB
- DDR3, 512MB
- SD Card
- Expansion Slot





NetFPGA-10G

- FPGA Xilinx Virtex5
- 4 SFP+ Cages
 - 10G Support
 - 1G Support
- PCle Gen.1 x8
- QDRII-SRAM, 27MB
- RLDRAM-II, 288MB
- Expansion Slot



NetFPGA-SUME

- A major upgrade over the NetFPGA-10G
 predecessor
- State-of-the-art technology



NetFPGA-SUME

High Level Block Diagram



Xilinx Virtex 7 690T

- Optimized for highperformance applications
- 690K Logic Cells
- 52Mb RAM
- 3 PCIe Gen. 3 Hard cores



Memory Interfaces

- DRAM:
 2 x DDR3 SoDIMM 1866MT/s, 4GB
- SRAM:
 3 x 9MB QDRII+,
 500MHz





Host Interface

- PCle Gen. 3
- x8 (only)
- Hardcore IP



Front Panel Ports

- 4 SFP+ Cages
- Directly connected to the FPGA
- Supports 10GBase-R transceivers (default)
- Also Supports 1000Base-X transceivers and direct attach cables



Expansion Interfaces

FMC HPC connector

- VITA-57 Standard
- Supports Fabric
 Mezzanine Cards (FMC)
- 10 x 12.5Gbps serial links
- QTH-DP

- 8 x 12.5Gbps serial links



Storage

- 128MB FLASH
- 2 x SATA connectors
- Micro-SD slot
- Enable standalone
 operation



NetFPGA Board Comparison





	NetFPGA SUME	NetFPGA 10G
	Virtex 7 690T -3	Virtex 5 TX240T
	8 GB DDR3 SoDIMM 1800MT/s	288 MB RLDRAM-II 800MT/s
	27 MB QDRII+ SRAM, 500MHz	27 MB QDRII-SRAM, 300MHz
	x8 PCI Express Gen. 3	x8 PCI Express Gen. 1
	4 x 10Gbps Ethernet Ports	4 x 10Gbps Ethernet Ports
	18 x 13.1Gb/s additional serial links	20 x 6.25Gb/s additional serial links
SIGCOMM 2015, London, UK 33		

Beyond Hardware



- NetFPGA Board
- Xilinx Vivado based IDE
- Reference designs using
 AXI4
- Software (embedded and PC)
- Public Repository
- Public Wiki

Section IV: Life of a Packet



Reference Switch Pipeline

Five stages

- Input port
- Input arbitration
- Forwarding decision and packet modification
- Output queuing
- Output port
- Packet-based
 module interface
- Pluggable design



Full System Components


Life of a Packet through the Hardware









10GE Rx Queue





Input Arbiter







Output Port Lookup





Output Queues



10GE Port Tx





MAC Tx Queue



- Linux driver interfaces with hardware
 - Packet interface via standard Linux network stack
 - Register reads/writes via ioctl system call with wrapper functions:
 - rwaxi(int address, unsigned *data);

eg: rwaxi(**0x7d4000000**, &val);

NetFPGA to host packet transfer



NetFPGA to host packet transfer (cont.)



Host to NetFPGA packet transfers



Register access



Section V: Examples of using NetFPGA



Running the Reference Router

User-space development, 4x10GE line-rate forwarding



Usage #1



SIGCOMM 2015, London, UK

Creating new systems



U589e#3

BlueSwitch: A Multi Table OpenFlow Switch

Your design can look completely different!





Contributed Projects

Platform	Project	Contributor
1G	OpenFlow switch	Stanford University
	Packet generator	Stanford University
	NetFlow Probe	Brno University
	NetThreads	University of Toronto
	zFilter (Sp)router	Ericsson
	Traffic Monitor	University of Catania
	DFA	UMass Lowell
10G	Bluespec switch	UCAM/SRI International
	Traffic Monitor	University of Pisa
	NF1G legacy on NF10G	Uni Pisa & Uni Cambridge
	High perf. DMA core	University of Cambridge
	BERI/CHERI	UCAM/SRI International
	OSNT	UCAM/Stanford/GTech/CNRS
etFPGA sigco	OMM 2015, London, UK	Ę

OpenFlow

- The most prominent NetFPGA success
- Has reignited the Software Defined
 Networking movement
- NetFPGA enabled OpenFlow
 - A widely available open-source development platform
 - Capable of line-rate and
- was, until its commercial uptake, the reference platform for OpenFlow.

Soft Processors in FPGAs



- Soft processors: processors in the FPGA fabric
- User uploads program to soft processor
- Easier to program software than hardware in the FPGA
- Could be customized at the instruction level
- CHERI 64bit MIPS soft processor, BSD OS

Physical Interface Design

- A deployment and interoperability test
 platform
 - Permits replacement of physical-layer
 - Provides high-speed expansion interfaces with standardised interfaces
- Allows researchers to design custom daughterboards
- Permits closer integration

Power Efficient MAC

- A Platform for 100Gb/s power-saving MAC design (e.g. lights-out MAC)
- Porting MAC design to SUME permits:
 - Power measurements
 - Testing protocol's response
 - Reconsideration of power-saving mechanisms
 - Evaluating suitability for complex architectures and systems



Interconnect

- Novel Architectures with line-rate performance
 - A lot of networking equipment
 - Extremely complex
- NetFPGA SUME allows prototyping a *complete* solution



N x N xN Hyper-cube

Tiny Terabit Datacenter*

- Bridging performance gap between networking and computing
 - Bandwidth
 - Latency
 - Performance guarantees
 - Supporting 10K-100K of VMs/Processes



CHERI BSD

NetFPGA

Section VI: Infrastructure



Infrastructure

Tree structure

NetFPGA package contents

- Reusable Verilog modules
- Verification infrastructure
- Build infrastructure
- Utilities
- Software libraries

NetFPGA package contents

• Projects:

- HW: router, switch, NIC
- SW: router kit, SCONE
- Reusable Verilog modules
- Verification infrastructure:
 - simulate designs (from AXI interface)
 - run tests against hardware
 - test data generation libraries (eg. packets)
- Build infrastructure
- Utilities:
 - register I/O
- Software libraries

Tree Structure (1)

NetFPGA-SUME



- contrib-projects (contributed user projects)
- lib (custom and reference IP Cores and software libraries)
 - **tools** (scripts for running simulations etc.)

docs (design documentations and user-guides)

https://github.com/NetFPGA/NetFPGA-SUME-alpha

Tree Structure (2)



Tree Structure (3)

projects/reference_switch

bitfiles (FPGA executables)

hw (Vivado based project)

constraints (contains user constraint files)

create_ip (contains files used to configure IP cores)

– hdl (contains project-specific hdl code)

tcl (contains scripts used to run various tools)

- SW

— embedded (contains code for microblaze) — host (contains code for host communication etc.) test (contains code for project verification)

Reusable logic (IP cores)

Category	IP Core(s)
I/O interfaces	Ethernet 10G Port PCI Express UART GPIO
Output queues	BRAM based
Output port lookup	NIC CAM based Learning switch
Memory interfaces	SRAM DRAM FLASH
Miscellaneous	FIFOs AXIS width converter

Verification Infrastructure (1)

Simulation and Debugging

- built on industry standard Xilinx "xSim" simulator and "Scapy"
- Python scripts for stimuli construction and verification

Verification Infrastructure (2)

• xSim

- a High Level Description (HDL) simulator
- performs functional and timing simulations for embedded, VHDL, Verilog and mixed designs

Scapy

- a powerful interactive packet manipulation library for creating "test data"
- provides primitives for many standard packet formats
- allows addition of custom formats

Build Infrastructure (2)

- Build/Synthesis (using Xilinx Vivado)
 - collection of shared hardware peripherals cores stitched together with AXI4: Lite and Stream buses
 - bitfile generation and verification using Xilinx synthesis and implementation tools


Build Infrastructure (3)

Register system

- collates and generates addresses for all the registers and memories in a project
- uses integrated python and tcl scripts to generate
 HDL code (for hw) and header files (for sw)

implementation goes wild...



What's a core?

•"IP Core" in Vivado

- Standalone Module
- Configurable and reuseable

•HDL (Verilog/VHDL) + TCL files

•Examples:

- -10G Port
- -SRAM Controller
- -NIC Output port lookup

HDL (Verilog)

- NetFPGA cores
 - AXI-compliant
- AXI = Advanced eXtensible Interface
 - Used in ARM-based embedded systems
 - Standard interface
 - AXI4/AXI4-Lite: Control and status interface
 - AXI4-Stream: Data path interface
- Xilinx IPs and tool chains
 - Mostly AXI-compliant

- Integrated into Vivado toolchain
 - Supports Vivado-specific commands
 - Allows to interactively query Vivado

• Has a large number of uses:

- Create projects
- Set properties
- Generate cores
- Define connectivity
- Etc.

Projects

• Projects:

- Each design is represented by a project
- Location: NetFPGA-SUME-alpha/projects/<proj_name>
- Create a new project:
 - Normally:
 - copy an existing project as the starting point
 - Today:
 - pre-created project
- Consists of:
 - Verilog source
 - Simulation tests
 - Hardware tests
 - Optional software

Inter-Module Communication

– Using AXI-4 Stream (Packets are moved as Stream)



AXI4-Stream

AXI4-Stream	Description	
TDATA	Data Stream	
TKEEP	Marks NULL bytes (i.e. byte enable)	
TVALID	Valid Indication	
TREADY	Flow control indication	
TLAST	End of packet/burst indication	
TUSER	Out of band metadata	



Packet Format

TLAST	TUSER	TKEEP	TDATA
0	Х	0xFFF	Eth Hdr
0	Х	0xFFF	IP Hdr
0	Х	0xFFF	
1	Х	0x01F	Last word



TUSER

Position	Content
[15:0]	length of the packet in bytes
[23:16]	source port: one-hot encoded
[31:24]	destination port: one-hot encoded
[127:32]	6 user defined slots, 16bit each



TVALID/TREADY Signal timing

- No waiting!
- Assert TREADY/TVALID whenever appropriate
- TVALID should *not* depend on TREADY



- In compliance to AXI, NetFPGA has a specific byte ordering
 - 1st byte of the packet @ TDATA[7:0]
 - 2nd byte of the packet @ TDATA[15:8]

Section VII: Example Project: Controlled Packet Loss



- Packet networks have loss; evaluating loss we use modeling, simulation, emulation, real-world experiments
- NetFPGA can implement a controlled, packet loss mechanism with none of the disadvantages of emulation...
- Exercise: Drop 1 in N Packets....



tercise

Objectives

Exercise

- Add counter and FSM to the code
- Simulate and test design

Execution

- Open drop_nth_packet.v
- Insert counter code
- Simulate
- Synthesize
- Test the new system

Our Enhanced Switch Pipeline



Exercise



Step 1 - Open the Source

We will modify the Verilog source code to add drop_nth module

ercise

We will simply comment and uncomment existing code

Open terminal >> cd NetFPGA-SUME-alpha >> source tools/settings.sh >> cd \$NF_DESIGN_DIR >> vim hw/hdl/nf_datapath.v

```
nf datapath.v (~/demo/NetFPGA-SUME-alpha/projects/drop nth switch tutorial/hw/hdl) - gedii
                💹 Save 💾 👆 Undo 🌧 📈 🛅 🏥
nf datapath.v ×
  Copyright (c) 2015 University of Cambridge
  Copyright (c) 2015 Noa Zilberman
  All rights reserved.
   This software was developed by the University of Cambridge Computer Laboratory
   under EPSRC INTERNET Project EP/H040536/1, National Science Foundation under Grant No. CNS-0855268,
// and Defense Advanced Research Projects Agency (DARPA) and Air Force Research Laboratory (AFRL),
  under contract FA8750-11-C-0249.
11
ïi
]]
]]
          nf_datapath.v
Î
   Module:
11
         nf datapath
11
   Author: Noa Zilberman
   Description:
          NetFPGA user data path wrapper, wrapping input arbiter, output port lookup and output queues
  @NETFPGA_LICENSE_HEADER_START@
// Licensed to NetFPGA C.I.C. (NetFPGA) under one or more contributor
   license agreements. See the NOTICE file distributed with this work for
  additional information regarding copyright ownership. NetFPGA licenses this
  file to you under the NetFPGA Hardware-Software License, Version 1.0 (the
// "License"); you may not use this file except in compliance with the
// License. You may obtain a copy of the License at:
    http://netfpga-cic.org
// Unless required by applicable law or agreed to in writing, Work distributed
// under the License is distributed on an "AS IS" BASIS. WITHOUT WARRANTIES OR
// CONDITIONS OF ANY KIND, either express or implied. See the License for the
  specific language governing permissions and limitations under the License.
// @NETFPGA_LICENSE_HEADER_END@
 timescale 1ns / 1ps
module nf datapath #(
    //Slave AXI parameters
    parameter C_S_AXI_DATA_WIDTH
   parameter C_S_AXI_ADDR_WIDTH
                                    = 32,
    parameter C USE WSTRB
                                    = 0,
    parameter C_DPHASE_TIMEOUT
                                    = 0,
    parameter C BASEADDR
                                    = 32'h00000000.
   parameter C HIGHADDR
                                    = 32'h0000FFFF.
     / Master AXT Stream Data Widtl
                                                              Verilog • Tab Width: 8 •
                                                                                        Ln 12, Col 24
                                                                                                       INS
```

Step 2a - Add Wires



Exercise

Step 2b – Comment assignments

Now we need to comment assignments, used when the module is not connected

Search for "comment these lines"

Exercise

Comment the assignments

```
//AXI Lite interfaces connectivity
//comment these lines when connecting your module
assign S3_AXI_ARREADY = 1'b0;
assign S3_AXI_RDATA = 32'h0;
assign S3_AXI_RRESP = 2'h0;
assign S3_AXI_RVALID = 1'h0;
assign S3_AXI_WREADY = 1'h0;
assign S3_AXI_BRESP = 1'h0;
assign S3_AXI_BVALID = 1'h0;
assign S3_AXI_AWREADY = 1'h0;
//input_arbiter
```

```
input_arbiter_ip
input_arbiter_v1_0 (
    .axis_aclk(axis_aclk), // input axi_aclk
    .axis_resetn(axis_resetn), // input axi_resetn
    .m_axis_tdata (s_axis_opl_tdata), // output [2]
```

Step 3a - Connect Drop_nth

Search for output_queues_ip	Open * Save Save Ondo >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
Comment the six lines above	<pre>//output_queues #(output_queues_ip bram_output_queues_1 (.axis_aclk(axis_aclk), // input axi_aclk .axis_resetn(axis_resetn), // input axi_resetn //Comment the next 6 lines //{EXCLUDE{ .s_axis_tdata (m_axis_opl_tdata), // input [255 : 0] s_axis_tdata .s_axis_tkeep (m_axis_opl_tkeep), // input [131 : 0] s_axis_tkeep .s_axis_tkeep (m_axis_opl_tkeep), // input [127 : 0] s_axis_tkeep .s_axis_tvalid (m_axis_opl_tuser), // input [127 : 0] s_axis_tusec .s_axis_tready (m_axis_opl_tready), // output s_axis_tvalid .s_axis_tlast (m_axis_opl_tready), // output s_axis_tready .s_axis_tlast (m_axis_opl_tlast), // input s_axis_tlast //{EXCLUDE/ //uncomment the next 6 lines</pre>
Uncomment the block below to connect the outputs	<pre>//\/INCLUDE\/ // .s_axis_tdata (m_axis_drop_tdata), // input [255 : 0] s_axis_tdata // .s_axis_tkeep (m_axis_drop_tkeep), // input [31 : 0] s_axis_tkeep // .s_axis_tuser (m_axis_drop_tuser), // input [127 : 0] s_axis_tuser // .s_axis_tvalid (m_axis_drop_tvalid), // input s_axis_tvalid // .s_axis_tready (m_axis_drop_tready), // output s_axis_tready // .s_axis_tlast (m_axis_drop_tlast), // input s_axis_tlast //INCLUDE/m_axis_0_tdata (m_axis_0_tdata), // output [255 : 0] m_axis_0_tdata .m_axis_0_tkeep (m_axis_0_tkeep), // output [31 : 0] m_axis_0_tkeep .m_axis_0_tuser (m_axis_0_tuser), // output [127 : 0] m_axis_0_tuser .m_axis_0_tvalid(m_axis_0_tvalid), // output [127 : 0] m_axis_0_tuser .m_axis_0_tvalid(m_axis_0_tvalid), // output m_axis_0_tvalid .m_axis_0_tvalid(m_axis_0_tvalid),</pre>

Exercise

Step 4 - Add the Drop_nth Module

Search for drop_nth

trercise

Uncomment the block

```
🗢 💿 nf_datapath.v (~/demo/NetFPGA-SUME-alpha/projects/drop_nth_switch_tutorial/hw/hdl) - gedit
     🚔 Open 🔻 🖄 Save 🛛 📇 🛛 🤙 Undo 🌧
 🗋 nf_datapath.v 🗙
      .S AXI BVALID(S1 AXI BVALID),
      .S_AXI_AWREADY(S1_AXI_AWREADY),
      .S AXI ACLK (axi aclk),
      .S_AXI_ARESETN(axi_resetn)
    );
       //drop_nth module #(
         drop_nth
     drop_nth_1 (
        .axis_aclk(axis_aclk), // input axi_aclk
        .axis_resetn(axis_resetn), // input axi_resetn
        .m_axis_tdata (m_axis_drop_tdata), // output [255 : 0] m_axis_tdata
11
        .m_axis_tkeep (m_axis_drop_tkeep), // output [31 : 0] m_axis_tkeep
        .m_axis_tuser (m_axis_drop_tuser), // output [127 : 0] m_axis_tuser
11
        .m_axis_tvalid(m_axis_drop_tvalid), // output m_axis_tvalid
        .m_axis_tready(m_axis_drop_tready), // input m_axis_tready
.m_axis_tlast (m_axis_drop_tlast), // output m_axis_tlast
11
11
        .s_axis_tdata (m_axis_opl_tdata), // input [255 : 0] s_axis_tdata
11
        .s_axis_tkeep (m_axis_opl_tkeep), // input [31 : 0] s_axis_tkeep
        .s_axis_tuser (m_axis_opl_tuser), // input [127 : 0] s_axis_tuser
        .s_axis_tvalid(m_axis_opl_tvalid), // input s_axis_tvalid
        .s_axis_tready(m_axis_opl_tready), // output s_axis_tready
11
        .s_axis_tlast (m_axis_opl_tlast), // input s_axis_tlast
        .S AXI AWADDR(S3 AXI AWADDR),
        .S_AXI_AWVALID(S3_AXI_AWVALID),
        .S AXI WDATA(S3 AXI WDATA),
        .S_AXI_WSTRB(S3_AXI_WSTRB)
        .S_AXI_WVALID(S3_AXI_WVALID),
        .S_AXI_BREADY(S3_AXI_BREADY),
        .S AXI ARADDR(S3 AXI ARADDR),
        .S AXI ARVALID(S3 AXI ARVALID),
        .S_AXI_RREADY(S3_AXI_RREADY),
        .S AXI ARREADY(S3 AXI ARREADY).
        .S AXI RDATA(S3 AXI RDATA),
        .S AXI RRESP(S3 AXI RRESP).
        .S AXI RVALID(S3 AXI RVALID),
        .S AXI WREADY(S3 AXI WREADY),
11
        .S_AXI_BRESP(S3_AXI_BRESP),
11
        .S_AXI_BVALID(S3_AXI_BVALID),
        .S_AXI_AWREADY(S3_AXI_AWREADY),
11
        .S_AXI_ACLK (axi_aclk),
        .S_AXI_ARESETN(axi_resetn)
11
      ); //End of drop nth module
       //output_queues #(
       output queues ip
      bram output queues 1 (
      .axis_aclk(axis_aclk), // input axi_aclk
        avia cocota/avia cocota) // input avi cocota
                                                                 Verilog • Tab Width: 8 •
                                                                                           Ln 384. Col 38
                                                                                                          INS
```



Step 5 - Open the Source

We will now modify the Verilog source code to add a counter to the drop_nth_packet module

Return to terminal

1) tercise

- >> cd NetFPGA-SUME-alpha
- >> cd \$NF_DESIGN_DIR/local_ip/drop_nth/hw/hdl
 >> vim drop_nth.v

Step 6 - Add Counter to Module

Add counter using the following signals:

• counter

Exercise

- 32 bit output signal that you should increment on each packet pulse
- rst_counter_state
 reset signal (a pulse input)
- inc_counter
 - increment (a pulse input)

```
drop_nth.v ×
         LI (ICIO_OUL_CLOSE -- O) Degen
          next_state = WAIT_END_PKT;
        end
       end
    end
    WAIT_END_PKT: begin
      if (!fifo_empty && ((counter == dropnumber_reg) || m_axis_tready)) begin
        fifo_rd_en = 1;
       end
       if (fifo_out_tlast != 0) begin
        next state = IDLE:
         if (counter == dropnumber_reg) begin
          rst_counter_state = 1;
         end
        else begin
          inc_counter = 1;
         end
       end
    end
   endcase
 end
 // Counter
 always @(posedge axis_aclk) begin
  if (~axis resetn) begin
    counter <= 1;
   end
  else begin
    //insert counter code
   end
 end
```

- 1. Search for insert counter code
- 2. Insert counter and save

Section VIII: Simulation and Debug



Testing: Simulation

- Simulation allows testing without requiring lengthy synthesis process
- NetFPGA simulation environment allows:
 - Send/receive packets
 - Physical ports and CPU
 - Read/write registers
 - Verify results
- Simulations run in xSim

We provides an unified infrastructure for both HW and simulation tests

Testing: Simulation

- We will simulate the "drop_nth_switch" design under the "simulation framework"
- We will
 - create simple packets using scapy
 - transmit and reconcile packets sent over 10G
 Ethernet and PCIe interfaces
 - the code can be found in the "test" directory inside the drop_nth_switch project

Test your project:

Return to terminal

>> cd ~/NetFPGA-SUME-alpha/

Build IP cores:

>> make

Exercise

Run simulation:

>> cd tools/scripts

>> ./nf_test.py sim --major simple --minor broadcast

-OR- with GUI:

>> ./nf_test.py sim --major simple --minor broadcast --gui



```
Exercise
        loading libsume..
        Reconciliation of nf_interface_2_log.axi with nf_interface_2_expected.axi
                PASS (16 packets expected, 16 packets received)
        Reconciliation of nf_interface_3_log.axi with nf_interface_3_expected.axi
                PASS (16 packets expected, 16 packets received)
        Reconciliation of nf_interface_0_log.axi with nf_interface_0_expected.axi
                PASS (0 packets expected, 0 packets received)
        Reconciliation of dma_0_log.axi with dma_0_expected.axi
                PASS (0 packets expected, 0 packets received)
        Reconciliation of nf_interface_1_log.axi with nf_interface_1_expected.axi
                PASS (16 packets expected, 16 packets received)
        /root/demo/NetFPGA-SUME-alpha/tools/scripts/nf sim registers axi logs.py
        Check registers
                PASS
        make: Leaving directory `/root/demo/NetFPGA-SUME-alpha/projects/drop_nth_switch/
        test'
        === Work directory is /tmp/root/test/drop_nth_switch
        === Setting up test in /tmp/root/test/drop_nth_switch/both_simple_broadcast
        === Running test /tmp/root/test/drop_nth_switch/both_simple_broadcast ... using
        cmd ['/root/demo/NetFPGA-SUME-alpha/projects/drop_nth_switch/test/both_simple_br
        oadcast/run.pv'. '--sim'. 'xsim']
```

As expected, total of 20 packets are sent but only 16 are received on each interface



SIGCOMM 2015, London, UK

Drop Nth Switch simulation

cd \$NF_DESIGN_DIR/test/both_simple_broadcast vim run.py

- The "isHW" statement enables the HW test
- Let's focus on the "else" part of the statement
- make_IP_pkt fuction creates the IP packet that will be used as stimuli
- **pkt.tuser_sport** is used to set up the correct source port of the packet
- encrypt_pkt encrypts the packet
- **pkt.time** selects the time the packet is supposed to be sent
- **nftest_send_phy/dma** are used to send a packet to a given interface
- nftest_expected_phy/dma are used to expect a packet in a given interface
- nftest_barrier is used to block the simulation till the previous statement has been completed (e.g., send_pkts -> barrier -> send_more_pkts)

it is time for the first synthesis!!!



Synthesis

• To synthesize your project:

cd ~/\$NF_DESIGN_DIR/
make clean; make



Section IX: What to do Next?



- Ryidian accurate fast, line rate about you but there is a list I created: A flexible home-grown monitoring card Hardware channel bonding reference implementation TCP sanitizer
- Evaluate new packet classifiers
 - (and application classifiers, and other neat network apps....)
- Prototype a full line-rate next-generation Ethernet-type
- Trying any of Jon Crowcrofts' ideas (Sourceless IP routing for example)
- Demonstrate the wonders of Metarouting in a different implementation (dedicated hardware)
- metarouting implementation ProvaBuildvanuacouratepefasthaline-vertetNetDummy/nistnetrelementthing>
- Hardware supporting Virtual Routers
- Check that some brave new idea actually works

• es. Ate free by the free free free free free free by the by the

- MOOSE implementation
- IP address anonymization
- Ssl dEvaluateinnew.packet classifiers
- Xen specialist(and application classifiers, and other neat network apps....)
- computational co-processor
- Distributed computational co-processor

Pv6 a **Prototype a full line-rate next-generation Ethernet**-free for flexible NIC API evaluations

- IPv6 IPv4 gateway (6in4, 4in6, 6over4, 4over6,)
- Netflow v9 reference
- PSAM reving any of Jon Crowcrofts' ideas (Sourceless iP routing afornexample) ementation IPFIX reference
- Different driver/buffer interfaces (e.g. PFRING)

or "escalators" (from gridprobe) for faster network moniter Metarouting in a different implementation (dedicated Firewall reference

- GPS parater Chase for things
- High-Speed Host Bus Adapter reference implementations
 - Infiniband

Pisovable hardware (using a C# implementation and kink with (netflow, ACL, ...)

- **Fiber** hannel
- Smart Disk adapter (presuming a direct-disk interface)
- Software Defined Radio (SDR) directly on the FPGA (probably UWB only)

Routi Hardware supporting Virtual Routers – Hardware route-reflector

Internet exchange route accelerator

- intelligent proxy
 - application embargo-er
 - Layer-4 gateway
 - h/w gateway for VoIP/SIP/skype

Full and complete Crypto NIC

IPSec endpoint/ VPN appliance

VLAN reference implementation

- h/w gateway for video conference spaces
- security pattern/rules matching
- Anti-spoof traceback implementations (e.g. BBN stuff)

Other protocol sanitizer (applications... UDP DCCP, etc.)

- IPtv multicast controller
- Intelligent IP-enabled device controller (e.g. IP cameras or IP powerm

- snmp statistics reference implementation
- sflow (hp) reference implementation

- implementation of zeroconf/netconf configuration language for route
- h/w openflow and (simple) NOX controller in one...
- - inline compression
 - hardware accelerator for TOR
 - load-balancer

 - active measurement kit
 - network discovery tool
 - passive performance measurement
 - active sender control (e.g. performance feedback fed to endpoints for
 - Prototype platform for NON-Ethernet or near-Ethernet MACs
 - **Optical LAN (no buffers)**

How might YOU use NetFPGA?

- Build an accurate, fast, line-rate NetDummy/nistnet element
- A flexible home-grown monitoring card
- Evaluate new packet classifiers
 - (and application classifiers, and other neat network apps....)
- Prototype a full line-rate next-generation Ethernet-type
- Trying any of Jon Crowcrofts' ideas (Sourceless IP routing for example)
- Demonstrate the wonders of Metarouting in a different implementation (dedicated hardware)
- Provable hardware (using a C# implementation and kiwi with NetFPGA as target h/w)
- Hardware supporting Virtual Routers
- Check that some brave new idea actually works e.g. Rate Control Protocol (RCP), Multipath TCP,
- toolkit for hardware hashing
- MOOSE implementation
- IP address anonymization
- SSL decoding "bump in the wire"
- Xen specialist nic
- computational co-processor
- Distributed computational co-processor
- IPv6 anything
- IPv6 IPv4 gateway (6in4, 4in6, 6over4, 4over6,)
- Netflow v9 reference
- PSAMP reference
- IPFIX reference
- Different driver/buffer interfaces (e.g. PFRING)
- or "escalators" (from gridprobe) for faster network monitors
- Firewall reference
- GPS packet-timestamp things
- High-Speed Host Bus Adapter reference implementations
 - Infiniband
 - iSCSI
 - Myranet
 - Fiber Channel
- Smart Disk adapter (presuming a direct-disk interface)
- Software Defined Radio (SDR) directly on the FPGA (probably UWB only)
- Routing accelerator
 - Hardware route-reflector
 - Internet exchange route accelerator

- Hardware channel bonding reference implementation
- TCP sanitizer
- Other protocol sanitizer (applications... UDP DCCP, etc.)
- Full and complete Crypto NIC
- IPSec endpoint/ VPN appliance
 - VLAN reference implementation
 - metarouting implementation
- virtual <pick-something>
- intelligent proxy
- application embargo-er
- Layer-4 gateway
- h/w gateway for VoIP/SIP/skype
- h/w gateway for video conference spaces
- security pattern/rules matching
- Anti-spoof traceback implementations (e.g. BBN stuff)
- IPtv multicast controller
- Intelligent IP-enabled device controller (e.g. IP cameras or IP powerm
- DES breaker
- platform for flexible NIC API evaluations
- snmp statistics reference implementation
- sflow (hp) reference implementation
- trajectory sampling (reference implementation)
- implementation of zeroconf/netconf configuration language for route
- h/w openflow and (simple) NOX controller in one...
- Network RAID (multicast TCP with redundancy)
- inline compression
- hardware accelerator for TOR
- load-balancer
- openflow with (netflow, ACL,)
- reference NAT device
- active measurement kit
- network discovery tool
- passive performance measurement
- active sender control (e.g. performance feedback fed to endpoints for
- Prototype platform for NON-Ethernet or near-Ethernet MACs
 - **Optical LAN (no buffers)**

To get started with your project

- 1. New Software ideas? get familiar with the hostsystems of the current reference (C and java)
- 2. replace them at will; no egos will be hurt OR
- 1. New Hardware ideas? get familiar with hardware description language
- 2. Prepare for your project
 - a) Become familiar with the NetFPGA yourself
 - b) Go to a hands-on event

Good practice is familiarity with hardware and software.... (and it isn't that scary - honest)

Scared by Verilog? Try our Online Verilog tutor (with NetFPGA extensions)

www-netfpga.cl.cam.ac.uk



Cambridge Verilog Tutor for NetFPGA



Cambridge Verilog Tutor for NetFPGA

Getting Started

Welcome to the Cambridge Verilog Tutor. This is a resource for students to learn the basics of Verilog.

ELFPGA SIGCOMM 2015, London, UK

Cambridge Users:	External Users:	Site information
Login via Raven	Login	For this website to function correctly, you are required to use a browser with cookies enabled, and which can create SSL connections.
Note:	Register or Reset account:	In addition, Javascript and Flash are used to help teach more effectivity, and enabling these
For users with raven accounts, no registration is	Email Address:	technologies is advised, but not strictly required.
necessary. Just log in and get started.	Register or Reset	We believe that this website conforms to todays web standards. Any modern browser should be able to cope but there may be issues with older browsers.

Support for NetFPGA enhancements provided by redgate
Get a hands-on camp



NetFPGA website (www.netfpga.org)

All the slides from the first NetFPGA SUME camp, held earlier this month, are available online!

Start with a board....

- Go to NetFPGA website
 - www.netfpga.org
- Go to Digilent website
 - digilentinc.com
- NetFPGA contributors get price priority!



Section X: Concluding remarks



Conclusions

- Open-source network hardware provides unprecedented flexibility to explore evolvability
 - NetFPGA is a low-cost open source network hardware framework, allowing implementation for a wide range of functionalities at unprecedented rates
- Open-source hardware enhances experimentation and testing capabilities
- Open-source hardware enables hardware/software co-evolution for dynamic functionality offload/onload
- Community is everything for open-source

Acknowledgments (I)

NetFPGA Team at University of Cambridge (Past and Present):

Andrew Moore, David Miller, Muhammad Shahbaz, Martin Zadnik, Matthew Grosvenor, Yury Audzevich, Neelakandan Manihatty-Bojan, Georgina Kalogeridou, Jong Hun Han, Noa Zilberman, Gianni Antichi, Charalampos Rotsos, Hwanju Kim, Marco Forconesi, Jinyun Zhang, Bjoern Zeeb, Robert Watson

NetFPGA Team at Stanford University (Past and Present):

Nick McKeown, Glen Gibb, Jad Naous, David Erickson, G. Adam Covington, John W. Lockwood, Jianying Luo, Brandon Heller, Paul Hartke, Neda Beheshti, Sara Bolouki, James Zeng, Jonathan Ellithorpe, Sachidanandan Sambandan, Eric Lo

All Community members (including but not limited to):

Paul Rodman, Kumar Sanghvi, Wojciech A. Koszek, Yahsar Ganjali, Martin Labrecque, Jeff Shafer, Eric Keller, Tatsuya Yabe, Bilal Anwer, Yashar Ganjali, Martin Labrecque, Lisa Donatini, Sergio Lopez-Buedo

Steve Wang, Erik Cengar, Michael Alexander, Sam Bobrowicz, Garrett Aufdemberg, Patrick Kane, Tom Weldon

Patrick Lysaght, Kees Vissers, Michaela Blott, Shep Siegel, Cathal McCabe

Acknowledgements (II)



<u>Disclaimer:</u> Any opinions, findings, conclusions, or recommendations expressed in these materials do not necessarily reflect the views of the National Science Foundation or of any other sponsors supporting this project.

This effort is also sponsored by the Defense Advanced Research Projects Agency (DARPA) and the Air Force Research Laboratory (AFRL), under contract FA8750-11-C-0249. This material is approved for public release, distribution unlimited. The views expressed are those of the authors and do not reflect the official policy or position of the Department of Defense or the U.S. Government.

tFPGA

BACKUP SLIDES



Embedded Development Kit

- Xilinx integrated design environment contains:
 - Vivado, a top level integrated design tool for "hardware" synthesis, implementation and bitstream generation

- Software Development Kit (SDK), a

development environment for "software application" running on embedded processors like Microblaze

- Additional tools (e.g. Vivado HLS)

Xilinx Vivado

- A Vivado project consists of following:
 - <project_name>.xpr
 - top level Vivado project file
 - Tcl and HDL files that define the project
 - system.xdc
 - user constraint file
 - defines constraints such as timing, area, IO placement etc.

Xilinx Vivado (2)

• To invoke Vivado design tool, run:

<project_root>/hw/project/<project_name>.xpr</project_name>.xpr

This will open the project in the Vivado graphical user interface

- open a new terminal
- <project_root>/projects/ <project_name>/</project_name>/
- source /opt/Xilinx/Vivado/2014.4/settings64.sh
- vivado hw/project/<project name>.xpr

Vivado Design Tool (1)



Vivado Design Tool (2)

- IP Catalog: contains categorized list of all available peripheral cores
- IP Integrator: shows connectivity of various modules over AXI bus
- Project manager: provides a complete view of instantiated cores

Vivado Design Tool (3)

<u>File Edit Flow Tools W</u> indow Layout <u>V</u> iew <u>H</u> elp										
🖄 🗁 🖩 🧰 X 🔍 🗞 🕨 🚵 🚳 % 🔎 📴 Default Layout 🔷 🗶 🖏 🖉 Ready										
Flow Navigator «	Block Design - con	trol_sub						×		
🔍 🔀 🖨	Des = 🗆 🖻 🗡	🖁 Diagra	m 🗙 🔣 Address Editor 🗙							
	Q 🔀 🖪 🏣	0	Cell	Slave Interface	Base Name	Offset Address	Rang	e 📔 High Address		
Project Manager	• control cub	🔒 🖓 🕞 Đ	xternal Masters							
Project Settings	A Control_Sub	🍝 🔶 🖽	SOO_AXI (32 address bits : 4G)							
toject settings	External Inter		- 🚥 M00_AXI	M00 AXI	Reg	0x4400 0000	4K	 0x4400_0FFF 		
🏹 Add Sources			- m M01_AXI	M01 AXI	Reg	0x4401_0000	4K	 • 0x4401_0FFF 		
🖓 Language Templates		E _	- 🚥 M02_AXI	M02 AXI	Reg	0x4402 0000	4K	 0x4402_0FFF 		
IR Catalog		-	- 🚥 M03_AXI	M03 AXI	Reg	0x4403_0000	4K	 0x4403_0FFF 		
		_	- 🚥 M04_AXI	M04 AXI	Reg	0x4404_0000	4K	• 0x4404_0FFF		
		. o	- Dnmapped Slaves (3)				_			
a ip integrator			M07_AXI	M07 AXI	Reg			_		
🚜 Create Block Design			M05_AXI	M05 AXI	Reg		226	VIAW		
🔂 Open Block Design			M06_AXI	M06_AXI	Reg	Addre	,33			
🗞 Generate Block Design										

- Address Editor:
 - Under IP Integrator

- Defines base and high address value for peripherals connected to AXI4 or AXI-LITE bus

- Not AXI-Stream!
- These values can be controlled manually, using tcl
 SIGCOMM 2015, London, UK

Project Design Flow

- There are several ways to design and integrate a project, e.g.
 - Using Verilog files for connectivity and TCL scripts for project definition
 - Using Vivado's Block Design (IPI) flow
- We will use the first, but introduce the second



Project Integration

- vi \$NF_DESIGN_DIR/hw/nf_datapath.v
- Add the new module between the output port lookup and output queues
- Connect S3_AXI to the AXI_Lite interface of the block



Project Integration

- Edit the TCL file which generates the project:
- vi \$NF_DESIGN_DIR/hw/tcl/ <project_name>_sim.tcl
- Add the following lines:

create_ip -name <core_name> -vendor NetFPGA -library NetFPGA -module_name <core>_ip set_property generate_synth_checkpoint false [get_files <core>_ip.xci] reset_target all [get_ips <core>_ip] generate target all [get ips <core> ip]

 Save time for later, add the same text also in: \$NF_DESIGN_DIR/tcl/<project_name>.tcl

Project Integration – Block Design





Project Integration – Block Design (2)



Project Integration – Block Design (3)



Project Integration – Block Design (4)



Project Integration – Block Design (5)

Setting module parameters

😣 🗉 Re-customize IP			
input_arbiter (1.00)			4
鎻 Documentation 늘 IP Location			
Show disabled ports	Component Name input_ar	biter_0]
Image: space spac	C_ARD_NUM_CE_ARRAY C_BASEADDR C_DPHASE_TIMEOUT C_HIGHADDR C_M_AXIS_DATA_WIDTH C_M_AXIS_TUSER_WIDTH C_NUM_ADDRESS_RANGES C_S_AXIS_DATA_WIDTH C_S_AXIS_DATA_WIDTH C_S_AXI_ADDR_WIDTH C_S_AXI_DATA_WIDTH C_S_AXI_MIN_SIZE C_TOTAL_NUM_CE C_S_AXI_ADDR_WIDTH NUM_QUEUES	"00000001" 0x0000000 0 0x0000FFFF 128 128 128 128 32 32 0x0000FFFF 1 0x0000FFFF 1 0 5	
			OK Cancel

Project Integration – Block Design (6)

t 🚵 📰 👔 🕼 🕼 🗈 🗙 🕅	reiter Alex Teleb	Default Lavor	(3) 💉 🕷 🕱 🔻			write bitetreer	n Out of d	ate more in
ow Navigator «	Block Design - reference nic	sondale zajoa				write_bitstream	TOUL-OI-U	ate <u>more m</u>
		Ra Diegran	Y M Address Editor Y					D 12
		a- Diagrain		Claus Inter	feed Deve Merry		Denes	
Project Manager		🔍 💽 💷 mł	sys/microblaze 0	J Slave Intel	nacej base Name	Other Address	Kange	
Broject Settings	A reference_nic	👗 🖕 🖬	Data (32 address bits : 4G)					
Settings	o-i External Interfaces		mbsys/microblaze 0 local memory/	SLMB	Mem	0x0000 000	64K	- 0x0000 FFI
🚰 Add Sources	Ports		mbsys/microblaze_0_axi_intc	s_axi	Reg	0x4120_0000	64K [0x4120_FF
💡 Language Templates	o- Nets		🛥 axi_iic_0	S_AXI	Reg	0x4080_0000	64K	0x4080_FF
💵 IP Catalog	●		🛥 axi_uartlite_0	S_AXI	Reg	0x4060_0000	64K	 0x4060_FF
<u> </u>	⊙-IF axi interconnect 0		input_arbiter_0	S_AXI	reg0	0x4401_0000	4K •	 0x4401_0F
IP Integrator	∲-∯ axi uartlite 0 (AXI Uartl		nic_output_port_lookup_0	S_AXI	reg0	0x4403_0000	4K •	 0x4403_0F
😤 Create Black Design		-	output_queues_0	S_AXI	rego	0x4402_0000	4K •	• 0x4402_0H
Create Block Design	o- ഈ mbsys		nr_rug_interface_u	S_AXI	regu	0x4404_0000	4K •	• 0x4404_0F
🚰 Open Block Design	o-∯ nf_10g_interface_0 (nf_		m ni_iog_interface_i	S_AXI	regu	0x4405_0000	4K 1	- 0x4405_0F
🎭 Generate Block Design	∲-∯ nf_10g_interface_1 (nf_		m of 10g interface 2	S_AXI	reg0	0x4400_0000	41	- 0x4406_0F
	Image: Provide the second	0-55	nstruction (32 address bits + 46)	5_AXI	rego	0x4407_0000	41	* 0X4407_0F
Simulation	o-⊕ nf_10g_interface_3 (nf_	©_∎ nf	sume dma/nf riffa dma 0					
🚳 Simulation Settings	o	0-11	m axi lite (32 address bits : 4G)					
	<pre></pre>		m axi iic 0	S AXI	Rea	0x4080 0000	64K ·	• 0x4080 FF
w Run Simulation	o-groutput_queues_0 (outp	-	🛥 axi uartlite 0	S AXI	Reg	0x4060 0000	64K	• 0x4060 FF
DTI Averbasia	o-o- proc_sys_reset_0 (Proc	-	🛥 input arbiter 0	S AXI	reg0	0x4401 0000	4K ·	 0x4401_0FI
RTL Analysis			nic_output_port_lookup_0	SAXI	reg0	0x4403_0000	4K -	• 0x4403_0F
Open Elaborated Desig	💑 So 😫 De 📼 Si		output_queues_0	S_AXI	reg0	0x4402_0000	4K ·	 0x4402_0F
			nf_10g_interface_0	S_AXI	reg0	0x4404_0000	4K	0x4404_0FI
Synthesis	Block Properties _ L L ×		nf_10g_interface_1	S_AXI	reg0	0x4405_0000	4K	0x4405_0FI
🚳 Synthesis Settings	🗢 🔶 🚱 📐		nf_10g_interface_2	S_AXI	reg0	0x4406_0000	4K	0x4406_0FI
Bun Synthesis	🗣 input arbiter 0	L .	nf_10g_interface_3	S_AXI	reg0	0x4407_000	4K -	• 0x4407_0Ff
Open Synthesized Desig	Name: input arbiter							
In a la se a station		_			_		_	_
implementation	Parent name: reference_nic				\cap	ffeat	F	Zani
🊳 Implementation Setting			Addrose Editor		U	いうてい		van
Run Implementation			Audress Eulio					
Open Implemented Des								
open implemented bea								
Program and Debug	General Properties IP			m	m			
Ditetrager Cettings								
No Bitstream Settings	Tcl Console							2
骺 Generate Bitstream	Adding component insta	nce block	xilinx.com:ip:util_vector logic:2	.0 - pcie i	inverter_0			[
🕨 💕 Open Hardware Manag	🔄 🖌 Adding component insta	nce block	xilinx.com:ip:util_vector_logic:2	.0 - user_p	ocie_inverter_0			
	Adding component insta	nce block	<pre>xilinx.com:ip:pcie3_7x:3.0 - pcie</pre>	3_7x_1				
	Adding component insta	nce block	NetFPGA:NetFPGA:nf_riffa_dma:1.0	 nf_riffa_ 	_dma_0			
	Adding component insta	nce block	xilinx.com:ip:axis_data_fifo:l.l	 axis_data 	a_f1f0_0			
	Adding component insta	nce block	xilinx.com:ip:axis_data_1110:1.1	- axis_data	is dwidth converte	an 0		
	Adding component insta	nce block	xilinx com:ip:axis_dwidth_convert	er:1.1 - a)	is dwidth converte	r_0		
	Successfully read diag	ram <referer< td=""><td>ce nic> from BD file <td>ch-2/jh896/</td><td>SUME DEV/NOA SUME</td><td>01/NetFPGA-SUME-</td><td>dev/project</td><td>ts/reference</td></td></referer<>	ce nic> from BD file <td>ch-2/jh896/</td> <td>SUME DEV/NOA SUME</td> <td>01/NetFPGA-SUME-</td> <td>dev/project</td> <td>ts/reference</td>	ch-2/jh896/	SUME DEV/NOA SUME	01/NetFPGA-SUME-	dev/project	ts/reference
	open_bd_design: Time (s): cpu = 00	:00:13 ; elapsed = 00:00:09 . Memo	ry (MB): pe	eak = 5897.762 ; ga	in = 17.516 ; fr	ee physical	= 20373 ;
			·					
			mm					
			11/11					
	I IVDA a ICI command hara							

SIGCOMM 2015, London, UK

Project Integration – Block Design (7)



Running simulation in xSim

<u>File Edit</u> Flow Tools <u>W</u> indow L	ayout View <u>R</u> un <u>H</u> elp						Q- Search commands
🏄 😂 🕼 🖉 🗎 🖿 🗙 🕨 🎙	ն 🍪 🐝 ∑ 🎯 🛄 Default Layout 🛛 🔻 🎽	Ҟ 🕅 🏡 🕅 🚺 🚺 😽		Q			Read
Flow Navigator «	Behavioral Simulation - Functional - sim_1 - top_tb						
🔍 🛣 🖨	Scopes Z ×	Objects	- 0 & ×	Untitled 1* ×			
4. Broject Manager	🔍 🛣 🖨 🗐 🎯 🖃 😋 📳 🎯 🖹 🕬 🗲	< 🚹 🛗 🛗 🖧 🔞 🖏		→ 0			1,981.2900 ns
Project Manager Project Sottings	Name Block Type Design Unit	Name Value	Data Ty.	💾 Name	Value	13 950 pc 11 970 pc	11 990 pc 11 990 pc 12 000 pc 12 010 pc
Add Sources	<pre></pre>	- W sys_reset_n 1	Logic			38c00100 V000000 V38c0010058c07cf8	2,000 V000000 V38c0010038c07cf800 V000000
Language Templates	- axi_clockin Verilog M axi_clocking	-1 sys_clkp 1	Logic	••••••••••••••••••••••••••••••••••••	ffffffff		Offfffff Offfffff Offfffff
IP Catalog	Int_datapat Verilog M nf_datapath	- la sys_clkn 0	Logic	<pre> • *** m axis tuser[127:0] </pre>	000000000000000000000000000000000000000	0	x c x coccocco x c x c x coccocco
	output Verilog M output_port	-1% xphy_refclk_p 0	Logic	🚶 🖫 m_axis_tvalid	1		
▲ IP Integrator		-1% xphy_refclk_n 1	Logic	🐪 🐚 m_axis_tready	1		
🎆 Create Block Design	– eth Verlog M eth parser	- la clk ref p 1	Logic	📲 🖫 m_axis_tlast	0		
💕 Open Block Design	- a ma Verilog M mac_cam_lut	-1% clk_ref_n 0	Logic	• s_axis_tdata[255:0]	a8c00100a8c07	0	a)(0)(0.00000000000000000000000000
🎨 Generate Block Design	e glast Verilog M fallthrough	- ¹ ¹ pcie_7x_mg Z	Logic	• s_axis_tkeep[31:0]	mm	<u>co (f (0)</u> <u>oboococo</u>	(<u>f)</u> (<u>c)</u> (<u>c)</u> (<u>c)</u> (<u>c)</u>
4 Simulation	See Bram_ou Verilog M output_port	-1 rxp Z	Logic	• s_axis_tuser[127:0]	00000000000000	d co Xo Xoococcoccoccoccoccoccoccoccoccoccoccocc	<u> </u>
Simulation Settings	p	-lànxn Z	Logic	s_axis_tvalid	1		
Bun Simulation	AXIS SIM St VHUL ENTITY AXIS SI ST	- us txp Z	Logic	s axis tlast	0		
	e i axis sim start mot fritty axis si sti	-1% i2c_clk Z	Logic				
 RTL Analysis 	Sti	-1% i2c_data Z	Logic				
🕨 📑 Open Elaborated Design	Pairs sin_st vribe endry axis_sin_sti Pairs sin_st vribe endry axis_sin_sti	-12 led_0 0	Logic	31			
 Synthesis 	🗢 🧧 axis_sim_re Verilog M axis_sim_re	-U led_1 X	Logic				
Synthesis Settings	axis_sim_re Verilog M axis_sim_re	- li pcie_7x_mg Z	Logic				
Run Synthesis	• axis_sim_re Verilog M axis_sim_re	PL_SIM_FAS TRUE	Array				
Open Synthesized Design	control_sub Verilog M control_sub	• C_DATA_WI 256	Array				
	• barrier i Verilog M barrier ip	USER CLK2 4	Array				
 Implementation 	Scope & Sources		Array				
6 Implementation Settings	Simulation Scope Properties	AXISTEN IF FALSE	Array			Maria	former united out
Run Implementation		AXISTEN_IF FALSE	Array			wave	torm window
Open Implemented Design	top th	AXISTEN_IF FALSE	Array				
Program and Debug		AXISTEN IF 0	Array				
🚳 Bitstream Settings	Name: /top_tb	AXISTEN_IF 0	Array				
🔚 Generate Bitstream	Design unit: top_tb	AXISTEN IF 0	Array				
Open Hardware Manager	Block type: Verilog Module	AXISTEN IF 10111111.	Array				
	File: <u>/root/NetFPGA-SUME-dev/projects/refe</u>	PCIE_PERIO 10	Array				
		COBE PERIOD 6.4	Float T.				
		STC0[3]:01 1	Array				
		PARI (VU2) 00010000	A ray				
		blects pane					
		AR3AXI[31 00110000	. Array				
		BAB5AXII31 01.01.0000.	Array				
			Array				
		A RARISIZEI	Arrav P		· • · · · · · · · · · · · · · · · · · ·	4	
	Tcl Console						 \
	Info: barrier complete						
				1		Telese	
	2862 ns.Info: barrier complete transactor	_switch/test/dma_U_stim.ax1: e	NU OT STI	uti @ 2802 NS.			ISOIE
				1			
	/root/NetFPGA-SUME-dev/projects/reference	_switch/test/reg_stim.axi: end	of stimul	1 @ 2960 ns.			
	×						
	Type a Tcl command here						
	🚍 Tcl Console 🔎 Messages 🔤 Log						
Hexadecimal							Sim Time: 3 us



Running simulation in xSim (2)

- Scopes panel: displays process and instance hierarchy
- Objects panel: displays simulation objects associated with the instance selected in the instance panel
- Waveform window: displays wave configuration consisting of signals and busses
- Tcl console: displays simulator generated messages and can executes Tcl commands

Register Infrastructure



Specifying the Key via a Register

- Set the key via a register
 - Instead of a constant value
- Requires understanding the registers system [©]
- Registers system:
 - Automatically generated
 - Implementing registers in a module
 - Use automatically generated cpu_regs module
 - Need to implement the registers' functional logic

Registers bus

- We learnt that packets stream follows the AXI4-Stream paradigm
- Register communication follows the AXI4-Lite paradigm
- The AXI4-Lite interface provides a point-topoint bidirectional interface between a user Intellectual Property (IP) core and the AXI Interconnect

Register bus (AXI4-Lite interface)



Register bus



- Spreadsheet based
- Defines all the registers you intend to support and their properties
- Generates a python script (regs_gen.py), which generates the outputs

	Generate Registers			OS:	Windows					
Block	Register Name	Address	Description	Туре	Bits	Endian Type	Access Mode	Valid for sub- modules	Default	Constraints, Remarks
IP_name	Init	NA	When triggered, the module will perform SW reset	Global	0	Little		sub_ip_name		
IP_name	ID	0	The ID of the module, to make sure that one accesses the right module	Reg	31:0	Little	RO	sub_ip_name	32'h0000DA03	
IP_name	Version	4	Version of the module	Reg	31:0	Little	RO	sub_ip_name	32'h1	
IP_name	Flip	8	The register returns the opposite value of what was written to it	Reg	31:0	Little	RWA	sub_ip_name	32'h0	Returned value is at reset 32'hFFFFFF
IP_name	CounterIn	С	Incoming Packets Counter	Reg	31:0	Little	ROC	sub_ip_name	32'h0	
	CounterIn		Number of Incoming packets through the	Field	30:0		ROC	opl	31'h0	
	CounterInOvf		Counter Overflow indication	Field	31		ROC	opl	1'b0	
IP_name	CounterOut	10	Outgoing Outgoing Packets Counter	Reg	31:0	Little	ROC	sub_ip_name	32'h0	
	CounterOut		Number of Outgoing packets through the	Field	30:0		ROC	opl	31'h0	
	CounterOutOvf		Counter Overflow indication	Field	31		ROC	opl	1'b0	
IP_name	Debug	14	Debug Regiter, for simulation and debug	Reg	31:0	Little	RWA	sub_ip_name	32'h0	
IP_name	EndianEg	18	Example big endian register	Reg	31:0	Big	RWA	sub_ip_name	32'h0	

ELFPGH SIGCOMM 2015, London, UK

	Generate Registers			OS:	Windows					
Block	Register Name	Address	Description	Туре	Bits	Endian Type	Access Mode	Valid for sub-	Default	Constraints, Remarks
						.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		modules		
IP_name	Init	NA	When triggered, the module will perform SW reset	Global	0	Little		sub_ip_name		
IP_name	ID	0	The ID of the module, to make sure that one accesses the right module	Reg	31:0	Little	RO	sub_ip_name	32'h0000DA03	
IP_name	Version	4	Version of the module	Reg	31:0	Little	RO	sub_ip_name	32'h1	
IP_name	Flip	8	The register returns the opposite value of what was written to it	Reg	31:0	Little	RWA	sub_ip_name	32'h0	Returned value is at reset 32'hFFFFF
IP_name	CounterIn	С	Incoming Packets Counter	Reg	31:0	Little	ROC	sub_ip_name	32'h0	
	CounterIn		Number of Incoming packets through the	Field	30:0		ROC	opl	31'h0	
	CounterInOvf		Counter Overflow indication	Field	31		ROC	opl	1'b0	
IP_name	CounterOut	10	Outgoing Outgoing Packets Counter	Reg	31:0	Little	ROC	sub_ip_name	32'h0	
	CounterOut		Number of Outgoing packets through the	Field	30:0		ROC	opl	31'h0	
	CounterOutOvf		Counter Overflow indication	Field	31		ROC	opl	1'b0	
IP_name	Debug	14	Debug Regiter, for simulation and debug	Reg	31:0	Little	RWA	sub_ip_name	32'h0	
IP_name	EndianEg	18	Example big endian register	Reg	31:0	Big	RWA	sub_ip_name	32'h0	

Access Modes:

- RO Read Only (by SW)
- ROC Read Only Clear (by SW)
- WO Write Only (by SW)
- WOE Write Only Event (by SW)
- RWS Read/Write by SW
- RWA Read/Write by HW and SW
- RWCR Read/Write clear on read (by SW)
- RWCW Read/Write clear on write (by SW)

Endian Mode:

- Little Endian Most significant byte is stored at the highest address
 - Mostly used by CPUs
- Big Endian Most significant byte is stored at the lowest address
 - Mostly used in networking
 - e.g. IPv4 address

Registers – Generated Modules

- <module>_cpu_regs.v Interfaces AXI-Lite to dedicated registers signals
 To be placed under under <core name>/hdl
- <module>_cpu_regs_defines.v Defines per register: width, address offset, default value To be placed under under <core name>/hdl
- <module>_cpu_template.v Includes template code to be included in the top core Verilog.
 This file can be discarded after updating the top core verilog file.

Registers – Generated Modules

Same contents as module>_cpu_regs_defines.v, but in different formats, used by software, build and test harness:

- <module>_regs_defines.h
 To be placed under under <core name>/data
- <module>_regs_defines.tcl
- To be placed under under <core name>/data
- <module>_regs_defines.txt used by test harness
- To be placed under under <core name>/data
Adding Registers Logic - Example

Usage examples:



–Register reads/writes via ioctl system call
–Useful command line utilities

```
cd ~/NetFPGA-SUME-
alpha/lib/sw/std/apps/sume_riffa_v1_0_0/
./rwaxi -a 0x44010000
./rwaxi -a 0x44010000 -w 0x1234
```

You must program the FPGA and load the driver before using these commands!

Can I collect the registers addresses in a unique .h file?



Need to create the sume_register_defines.h file

- cd \$NF_DESIGN_DIR/hw
- make reg

- The sume_register_defines.h file will be placed under \$NF_DESIGN_DIR/sw/embedded/src



Required steps:

- Generate .h file per core
 - •Automatically generated by the python script
- Edit \$NF_DESIGN_DIR/hw/tcl/ \$NF_PROJECT_NAME_defines.tcl
 - Indicate the address mapping you use
- Edit \$NF_DESIGN_DIR/hw/tcl/
 export_regiters.tcl
 - Indicate the location of all IP cores used
 Default path assumed is under \lib\hw\cores

– sume_register_defines.h is automatically generated when creating a project

- Using NetFPGA TCL scripts, the .h file will match the hardware
- Note that changes in the GUI will not be reflected!
- Post implementation, for the SDK, use \$NF_DESIGN_DIR/hw/tcl/export_hardware.tcl
 - Uses vivado's export
 - Does not include the registers list, only memory map

Testing Registers with Simulation



Testing Registers with Simulation

- nftest_regwrite(address, value)
 - nftest_regwrite(0x44010008, 0xABCD)
- nftest_regread(address)
 - nftest_regread(0x44010000)
- nftest_regread_expect(address, expected_value)
 - nftest_regread_expect(0x44010000, 0xDA01)
- Can use registers names
 - nftest_regread(SUME_INPUT_ARBITER_0_ID)
- Use within run.py
- You don't need to edit any other file

Simulating Register Access



Registers Stimulus (1)

cd \$NF_DESIGN_DIR/test/ less reg_stim.axi

• An example of write format :



with other useful information like, time, barriers etc..

Registers Stimulus (2)

cd \$NF_DESIGN_DIR/test/ less reg stim.axi

• An example read format :



with other useful information like, time, barriers etc..

etFPGA SIGCOMM 2015, London, UK

Registers Access Log

cd \$NF_DESIGN_DIR/test/

less reg_stim.log

	77000000 🗲	DEADCODE	(OKAY)	# 1,335	ns
	77000004 /<	- ACCE55ED	(OKAY)	#/1405	ns
WRIE	77000008 <	- ADD1C7ED	(OKAY)	# 1475	ns
	7700000C <	- CA0EBABE	(OKAY)	# 1545	ns
	77000010 <	- CODEDEAD	(OKAY)	# 1615	ns
	77000014 <	- 55EDACCE	(OKAY)	# 1685	ns
	77000018 <	- BABECA1E	(OKAY)	# 1755	ns
	7700001C <	- ABCDE9AB	(OKAY)	# 1825	ns
	77000020 <	- CDE2ABCD	(OKAY)	# 1895	ns
	77000024 <	-/ E4ABCDE3	(OKAY)	# 1965	ns
	77000000 🔀	> DEADCODE	(OKAY)	# 2035	ns
	77000004 /-:	> ACCE55ED	(OKAY)	# 2095	ns
	77000008 -:	> ADD1C7ED	(OKAY)	# 2155	ns
	7700000C -:	CA0EBABE	(OKAY)	# 2215	ns
	77000010 -:	> CODEDEAD	(OKAY)	# 2275	ns
	77000014 -:	> 55EDACCE	(OKAY)	# 2335	ns
READ -	77000018 -:	> BABECA1E	(OKAY)	# 2395	ns
	7700001C -:	> ABCDE9AB	(OKAY)	# 2455	ns
	77000020 -:	CDE2ABCD	(OKAY)	# 2515	ns
	77000024 -:	>/ E4ABCDE3	(OKAY)	# 2575	ns
		/			/

Time

Build and Test Hardware



Synthesis

• To synthesize your project:

cd \$NF_DESIGN_DIR make



Hardware Tests

Test compiled hardware

Test infrastructure provided to

- Read/Write registers
- Read/Write tables
- Send Packets
- Check Counters

Python Libraries

- Start packet capture on interfaces
- Clear all tables in hardware
- Create packets
 - MAC header
 - IP header
 - PDU
- Read/Write registers
- Read/Write reference router tables
 - Longest Prefix Match
 - ARP
 - Destination IP Filter

The same libraries used in the simulation infrastructure...

Creating a Hardware Test

Useful functions:

Register access: libsume.regwrite(addr, value) libsume.regread_expect(addr, expect) Packet generation: make_IP_pkt(...) - see wiki encrypt_pkt(key, pkt) decrypt_pkt(key, pkt) Packet transmission/reception: nftest_send_phy(interface, pkt) nftest_expect_phy(interface, pkt) nftest_send_dma(interface, pkt) nftest_expect_dma(interface, pkt)

Understanding Hardware Test

- cd \$NF_DESIGN_DIR/test/both_simple_broadcast
- vim run.py
- "isHW" indicates HW test
- "connections/conn" file declares the physical connections nf0:eth1
 - nfl:eth2
 - nf2:
 - nf3:
- "global/setup" file defines the interfaces
 proc = Popen(["ifconfig","eth2","192.168.101.1"],
 stdout=PIPE)

Your task:

- Remember to source the settings.sh file
- Edit run.py to create your test
- Edit setup and conn files

Running Hardware Tests

Use command nf_test.py

- Required Parameter
 - sim hw or both (right now only use hw)
- Optional parameters
 - --major <major_name>
 - --minor <minor_name>



Run the command

./nf_test.py hw --major simple --minor broadcast

Running Hardware Tests

- Having problems?
- Take advantage of the wiki! https://github.com/NetFPGA/NetFPGA-SUMEpublic/wiki/Hardware-Tests
 - Detailed explanations
 - Tips for debug

...and now let's program the board!!!



Several options:

- **Program the bit file using Vivado's Hardware Manager**
- Load a bit file for FPGA programming using impact script ~/NetFPGA-SUME-alpha/tools/scripts/load_bitfile.py \ -i \$DESIGN_DIR/bitfiles/drop_nth_switch.bit
- Use Xilinx Microprocessor Debugger (XMD) xmd
 - fpga -f <filename.bit>

WHILE YOU WAIT.... Here is one we built earlier:

~/NetFPGA-SUME-alpha/tools/scripts/load_bitfile.py -i \ ~/NetFPGA-SUME-alpha/projects/drop_nth_switch_solution/bitfiles/ drop_nth_switch.bit



Loading the driver

• Compile SUME driver:

- cd ~/NetFPGA-SUME-alpha/lib/sw/std/driver/sume_riffa_v1_0_0
- make
- make install
- modprobe sume
- Must reset the computer after programming the FPGA
 - For proper detection and enumeration of PCIe

If you already had a running board

- cd \$SUME_FOLDER/tools/scripts/reconfigure
- source pci_rescan_run.sh
- rescans the pcie bus (does not always succeed)