



	Tutorial Outline				
•	Introduction				
	Motivation				
	<ul> <li>Demo 1: Reference Router running on the NetEPGA</li> </ul>				
	Exercise 1: Exploring the Reference Router				
		10:30 – 11:00 Coffee/Tea break			
	– Hardware : NetFPGA Platforms : 1G and 10G				
	<ul> <li>Problem: Understanding buffer size requirements in a</li> </ul>	router			
•	Exercise 2: Enhancing the Reference Router				
	-	12:30 – 13:30 Lunch			
	<ul> <li>Observing and controlling the queue size</li> </ul>				
	<ul> <li>NetFPGA Community</li> </ul>				
	NetThreads     Altera DE4 port				
	<ul> <li>NetEPGA in the Classroom</li> </ul>				
	<ul> <li>Problem: Exploring Controlled packet-loss</li> </ul>				
•	Exercise 3: Drop 1 in N Packets				
		15:00 – 15:30 Coffee/Tea break			
•	Concluding Remarks				
	– What next for you?				
	<ul> <li>Group Discussion</li> </ul>				
	_	INIVERSITY OF			
	ORIEPGA Combridge Sontember 1st 2011 3	CAMBRIDGE			
	September 1st, 2011				







	NetFPGA Board Comparison				
	NetFPGA 1G	NetFPGA 10G			
	4 x 1Gbps Ethernet Ports	4 x 10Gbps SFP+			
	4.5 MB ZBT SRAM 64 MB DDR2 SDRAM	27 MB QDRII-SRAM 288 MB RLDRAM-II			
	PCI	PCI Express x8			
	Virtex II-Pro 50	Virtex 5 TX240T			
øNet	UNIVERSITY OF CAMBRIDGE Cambridge – September 1st, 2011 7				











Contributed Projects				
	Project	Contributor		
	OpenFlow switch	Stanford University		
	Packet generator	Stanford University		
	NetFlow Probe	Brno University		
	NetThreads	University of Toronto		
	zFilter (Sp)router	Ericsson		
	Traffic Monitor	University of Catania		
	DFA	UMass Lowell		
More projects: http://netfpga.org/foswiki/NetFPGA/OneGig/ProjectTable				
NetFPGA	Cambridge - September 1st, 2011	13 <b>Q CA</b>		





NetFPGA's Defining Characteristics
<ul> <li>Line-Rate         <ul> <li>Processes back-to-back packets</li> <li>Without dropping packets</li> <li>At full rate of Gigabit Ethernet Links</li> <li>Operating on packet headers</li> <li>For switching, routing, and firewall rules</li> <li>And packet payloads</li> <li>For content processing and intrusion prevention</li> </ul> </li> </ul>
<ul> <li>Open-source Hardware</li> <li>Similar to open-source software</li> <li>Full source code available</li> <li>BSD-Style License</li> <li>But harder, because</li> <li>Hardware modules must meeting timing</li> <li>Verilog &amp; VHDL Components have more complex interfaces</li> <li>Hardware designers need high confidence in specification of modules</li> </ul>



Who, How, Why					
Who uses the NetFPGA? – Teachers – Students – Researchers					
<ul> <li>How do they use the NetFPGA?</li> <li>To run the Router Kit</li> <li>To build modular reference designs</li> <li>IPv4 router</li> <li>4-port NIC</li> <li>Ethernet switch,</li> </ul>					
<ul> <li>Why do they use the NetFPGA?</li> <li>To measure performance of Internet systems</li> <li>To prototype new networking systems</li> </ul>					











Forwarding tables					
One e	ntry per addres	s			
Entry	Destination	Port			
1 2 : 2 <sup>32</sup>	0.0.0.0 0.0.0.1 : 255.255.255.255	1 2 : 12	}	~ 4 bi	llion entries
<b>Impro</b> Group	ved approach: entries to redu	ce tat	ole siz	e	
Entry	Destinat	ion		Port	
1 2	0.0.0.0 – 127.25 128.0.0.1 – 128.2	5.255.2 55.255	255 .255	1 2	
50	248.0.0.0 - 255.2	255.255	.255	12	UNIVERSITY OF





	Longest Prefix Match (LPM)					
Entry 1 2 3 4 5	Destination Stanford Berkeley North America Asia Everywhere (default)	Port 1 2 3 4 5	}	Universities Continents Planet		
	Matching entries: • North America • Everywhere	Most specific	2			
To Cana	Data					
øNetFPC	Cambridge – September 1st, 2011	27		UNIVERSITY OF CAMBRIDGE		































































	Comparison					
	NetFPGA 1G	NetFPGA 10G				
	4 x 1Gbps Ethernet Ports	4 x 10Gbps SFP+				
	4.5 MB ZBT SRAM 64 MB DDR2 SDRAM	27 MB QDRII-SRAM 288 MB RLDRAM-II				
	PCI	PCI Express x8				
	Virtex II-Pro 50	Virtex 5 TX240T				
øNetF	PGR Cambridge – September 1st, 2011	60 UNIVERS	ITY OF IDGE			







Beyond Hardware				
PBWorks, GitHub, User Community MicroBlaze SW PC SW Xilinx EDK Reference Designs AXI4 IPs	<ul> <li>NetFPGA-10G Board</li> <li>Xilinx EDK based IDE</li> <li>Reference designs with ARM AXI4</li> <li>Software (embedded and PC)</li> <li>Public Repository (GitHub)</li> <li>Public Wiki (PBWorks)</li> </ul>			
BetFPGR Cambridge – September 1st, 2011	64 UNIVERSITY OF CAMBRIDGE			






































































<pre>Start terminal and cd to NF2/projects/ tutorial_router/sw/</pre>		er	· Enhanced Router	Step 1 - Run You
NF2/projects/ tutorial_router/sw/ NB:ADV //ut_adv_router_gui.pl -use_bin\ ///bitfiles/tutorial_router.bit A familiar GUI should start	×	outer/sw/	rootEnfi-test9:~/NF2/projects/tutorial_router           Elle Edit View Terminal Tabs         Help           [root@nf-test9 - J# cdl         F2/projects/tutorial_router           [root@nf-test9 - J# cdl         router	Start terminal and cd to
tutorial_router/sw/ NB:ADV /tut_adv_router_gui.pl -use_bin\ //./bitfiles/tutorial_router.bit A familiar GUI should start			Sather Control Panel S Help Window	NF2/projects/
NB:ADV Type / NB:ADV ./tut_adv_router_gui.pl -use_bin\ ///bitfiles/tutorial_router.bit A familiar GUI should start	<u></u>	ด้ อไ	Router Quickstart     a <sup>4</sup> Configuration     Statistics     Details	tutorial_router/sw/
A familiar GUI should start	-		Reset to Defaults     Output genere size in packets: so limit     Output genere size in packets: so limit genere size in packets     Output genere size in packets: so limit genere size in gen	NB:ADV Type ./tut_adv_router_gui.pl -use_bin\ ///bitfiles/tutorial_router.bit
				A familiar GUI should start
Facetory Table         Emerse Table           Saferer #         Saferer Maak           Weat Hog #         Organ Free	TYOF		Sectors Table Emmon Early Add States	<



















































Typical NetFPGA Course Plan							
Week	Software	Deliver					
1	Verify Software Tools	Verify CAD Tools	Write Design Document				
2	Build Software Router	Build Non-Learning Switch	Run Software Router				
3	Cmd. Line Interface	Run Basic Switch					
4	Router Protocols	Run Learning Switch					
5	Implement Protocol	Interface SW & HW					
6	Control Hardware	HW/SW Test					
7	Interoperate Sc	Router Submission					
8	Plan New Ac	Project Design Plan					
9	Show new A	Demonstration					
<sup>©</sup> NetFPG	Solution Cambridge - September 1st, 2011 126 CAMBRIDG						



































L homepage P&A Google gle PSIRP zfilter V 🔮 S	Latitude CL Wiki (ro) pfact je-S CoNet C/C++			certable	1 M M	Paine Neurean (%)	
	earch 🔹 🖧 🏵 🛃 Share - 🌒 - 🐉 Translate -	Advc Pit	Coogle Do	zfilter C Net/FGA	nicks baby CL(owa) Online IP CIDR	/ VLS Inktom/'s Wild Ride >>	
Computer Laboratory - Cours		Martin Li	ibrecque b	omepage 🛛 🛛 🖪 A Class Apart: About	the Siebel 🕲 🛃 ProjectTable <	NetFPGA/OneGi () + ·	
	NetFPGA H	me App	lications	Events News Wiki Forum	ns About		
a Log In or Register	You are here: Foswiki > NetFPGA/Onet	∃ig Web ≻ I	ProjectTable (i	2 Aug 2011, Main.GianniAntichi)		Edit Attach	
Learn	Project Table						
Learn More Get Started	<ul> <li>We encourage you to <u>Contribute</u></li> <li>This table provides a quick refere</li> <li>You can add or modify informati</li> </ul>	nce of project on directly of	to the NetFPC ets that run on n this Wiki rue	A Community the NetFPGA			
Users Guide	<ul> <li>If the edir button does not appear</li> </ul>	on your pag	e, click "Log Is	ĩ			
Develop	Project (Title & Summary)	Base	Status	Organization	Documentation		
Develop	IPv4 Reference Router	2.1.1	Functional	Stanford University	Guide		
Developers Guide Report Burr	Quad-Port Gigabit NIC	2.1.1	Panetional	Stanford University	Guide		
Contribute	Ethernet Switch	2.1.1	Functional	Stanford University	Wiki		
Community	Buffer Monitoring System	2.1.1	Functional	Stanford University	Oxide		
Projects	Hardware-Accelerated Linux Router	2.1.1	Punctional	Stanford University	Guide		
Forums	DRAM-Orene Text	2.1.1	Punctional Derectional	Stanford University	Wiki		
Events Publications	Packet Generator	2.1.1	Functional	Stanford University	Wiki		
	OpenFlow Switch	22.0	Functional	Stanford University	Wiki		
Create New Teel	NetFlow Probe	1.2	Functional	Beno University	Wiki		
I ladex	AirFPGA	2.0	Functional	Stanford University	Wiki and Paper		
Q. Search	Fast Reroute & Multipath Router	2.0	Punctional	Stanford University	Wiki		
Changes	NetThreads	12.5	Functional	University of Toronto	Wiki		
Notifications	NetThreads-RE	2.0	Functional	University of Toronto	Wiki		
A DOLLARS HEAD	NetTM	2.0	Punctional	University of Toronto	wai		
Statistics	Procise traffic Generator	20	Functional	University or recomo	Wiki		
Statistics	URL Extraction	a	Deschard	Frieson	Wiki		
Statistics	URL Extraction zFilter Sprouter (Pub/Sub)	1.2	Purk Uctili				
Statistics Preferences Webs NetFPGA	URL Extraction zFilter Sprouter (Pub/Sab) Windows Driver	1.2	Functional	Microsoft Research	Wiki		
Webs NetFPGA OneGig	URL Extraction aFilter Sprouter (Pub/Sub) Windows Driver RED	1.2 2.0 2.0	Functional Functional	Microsoft Research Stanford University	Wiki Wiki		
Statistics Preferences Webs NetFPGA OneGig TenGig	URL Extraction sFilter Spreader (Pub/Sub) Windows Driver RED Open Network Lab	12 20 20 20	Functional Functional Functional	Microsoft Research Stanford University Washington University	Wiki Wiki Wiki		
Statistics Preferences Webs NetFPCIA OneGig TexGig System	URL Extraction zFiher Sprotter (Pub/Sub) Windows Defeat RED Open Network Lab DFA	12 2.0 2.0 2.0 2.0 2.0	Functional Functional Functional Functional	Microsoft Research Stanford University Washington University UMass Lowell	Wiki Wiki Wiki Wiki		
Statistics Preforences Webs Net/PGIA OneGig TenGig System	URL Extraction aFilter Spreader (Pub/Sub) Windows Driver RED Open Network Lab DFA GPaX	1.2 2.0 2.0 2.0 2.0 2.0 7.7	Functional Functional Functional Functional Functional	Microsoft Research Stanford University Washington University UMass Lowell Xilinx	Waki Waki Waki Waki Waki	- 1	

Networked FPGAs in Research
<ul> <li>1. Managed flow-table switch</li> <li>http://OpenFlowSwitch.org/</li> </ul>
<ul> <li>Buffer Sizing</li> <li>Beduce buffer size &amp; measure buffer occupancy</li> </ul>
<ul> <li><b>3.</b> RCP: Congestion Control</li> <li>• New module for parsing and overwriting new packet</li> </ul>
<ul> <li>New software to calculate explicit rates</li> <li>4. Deep Packet Inspection (FPX)</li> </ul>
<ul> <li>I CP/IP Flow Reconstruction</li> <li>Regular Expression Matching</li> <li>Bloom Filters</li> </ul>
<ul> <li>5. Packet Monitoring (ICSI)</li> <li>Network Shunt</li> </ul>
<ul> <li>6. Precise Time Protocol (PTP)</li> <li>• Synchronization among Routers</li> </ul>
UNIVERSITY OF CAMBRIDGE Cambridge – September 1st, 2011 145


	Learn by Yourself
⇒ Log In or Register	You are here: Forwiki > Net/FGA/GaeGig Web > Guide (13 Jan 2011, Main.AdamC)
Learn	Introduction
Get Started Users Guide	The NetFYCA is a low-cost platform, primarly stepped as a tool for teaching networking hardware and router design. It has also proved to be a useful tool for networking partnerships and doctants from sports of the hypothypothypothypothypothypothypothypot
License	
Develop Developers Guide	ers Guide - for those that have just got their first NetFPGA board
Report Bugs Contribute	How to read this Guide to set the a laboratory to use the NetPOA anchares
Community Projects	Connective with the Community 1 Track Bayes with Bayesian 5 MetPOA Foremas
Forums Events	, NetPGA-Bea Email list A NO GUARANTEES Obin Hudware and Software
Publications	Obtaining From the Web     Ordering From the Web     Ordering From the Web     Ordering with a Parchase Order by Email or Phone
Crease New Topic	Obtaining a Host PC for the NeFYGA     Assemble your PC from Components     Lord PPC Components
Q. Search	Monterband 2 CPU Host Memory
Notifications RSS Feed	<ul> <li>VVD Reader/Writer (for boot disk)</li> <li>Micro/TX Chastis with clear covers</li> <li>Intel Pov/000 Dail-port (inight PCI-Express PCI-express of NIC)</li> </ul>
Statistics	Land Dark Carlier or Carlo Ethernot Cables Other Mars, Parts
Webs NetFPGA	7 Total estimated cost to baild a cube 2 Purchase a Dell 2950 2 Purchase The Verball Machine
OneGig TenGig	Obviolation Contenence Section Processes     Reporter to download the NetPYGA Processes (NYP)     Section of the NetPYGA Processes (NYP)
System NE	etFPGA website (www.netfpga.org)
	- 1 data Alexandrea India - Conta Alexandrea India - Conta Alexandrea India - India - India - India - India - India - India - India - India - India - India - India - India - India - India - India - India
	Other tested but unsupported operating systems Software Installation Log in stored
_	- MARINARIAN
	Cambridge – September Tst, 2011 147 CAMBRIDG

















Group Discussion		
<ul> <li>Your plans for using the NetFPGA</li> </ul>		
- Teaching		
– Research		
– Other		
<ul> <li>Resources needed for your class</li> </ul>		
– Source code		
– Courseware		
– Examples		
<ul> <li>Your plans to contribute</li> </ul>		
– Expertise		
– Capabilities		
– Collaboration Opportunities	TYOF	
CAMBR	IDGE	

