Cannot create a multi-input arbiter by abutment of nets.
So, each application compiled with a stub and reliability layer.
Each stub also compiled as a customer for dispatcher + LAN.
Multiple separate compilations can then be joined at net-level.
Currently: all RTL files are sent into one run of the FPGA tools (takes an hour).
In the future, combine bitstream blocks post layout ?