HOME       UP       PREV       NEXT (2b/3: Pure RTL : unordered synchronous register transfers.)  

2a/3: Continuous Assignment.

   // Define combinational logic:
   assign a = (g) ? 33 : b * c;
   assign b = d + e;


8: (C) 2012-13, DJ Greaves, University of Cambridge, Computer Laboratory.