



Celoxica

>: cutting a LONG story SHORT //

Celoxica announces DK1.1 for rapid hardware design



Celoxica Limited

- > A supplier of high-level design tools that bridge the gap between the worlds of ESD (Embedded System Design) and EDA (Electronic Design Automation)
- > Bringing new efficiencies to hardware design
- > At the same time, we enable software engineers to accelerate software in parallel hardware to overcome CPU bottlenecks




Celoxica's products and services




DK1.1 featuring Handel-C, the world's first design suite to build custom hardware from a high-level software language



Design services for proof of concept work and applications engineering



RC range of development boards for rapid prototyping



Hardware libraries (Rijndael, voice Codec, SDRAM controller)

PAL and DSM for rapid design, design reuse and co-processor acceleration



FPGA evolution

- > FPGA/PLD technology has evolved rapidly
 - *Glue logic*
 - *Alternative to ASIC*
 - *System or sub-system platform*
- > FPGA/PLD technologies now offer chips that integrate
 - *Soft or hard processors*
 - *Memory, multipliers and advanced I/O functionality*
 - *Millions of programmable gates*



Implications

- > The hardware design objects are no longer circuits but systems or sub-systems
- > Designers are not necessarily pure hardware designers but system designers, hardware and/or software designers working in cooperation
- > Similar design methods for hardware and software can simplify optimal allocation of functionality to software, hardware and reconfigurable hardware
- > The close integration between processors and hardware logic opens up new opportunities to accelerate software functionality



A software-like design approach

A C-based
language

A software-like
design
environment

Libraries of
predefined
functions



A C-based language: Handel-C

- > Almost all of ANSI-C plus syntactic extensions for hardware
 - *Describes the behaviour rather than the structure*
 - *Software code compiled to hardware has same behaviour*
- > Optimise code incrementally with full control
 - *Introduce parallel execution with simple **par** construct*
 - *Set key variable widths and deduce the rest automatically*
 - *Control resource sharing by in-line functions or arrays of functions*
 - *All constructs translate directly to hardware*
- > Restructure code to gain more optimisation
 - *Concise readable code for better exploration of a large design space*



Key hardware adaptations

- > Assignment takes one clock-cycle
- > Serial execution is default – Parallel is declared
- > Declare and infer width of variables


```
int 5 a;  
int b;  
par {  
    a = b;    // first clock-cycle  
    b = a;    // same clock-cycle  
}
```

```
int a;  
int b, tmp;  
{  
    tmp = a; // first clock-cycle  
    a = b;   // second clock-cycle  
    b = tmp; // third clock-cycle  
}
```




Pars and channels

- > With nested *par* and *seq* blocks any serial/parallel execution graphs can be built
- > No finite state machines are needed to control the flow
- > Parallel threads can communicate via *channels*
 - *synchronised transfer of values between threads between clock-domains*
 - *I/O files (in simulation)*






Benefits

- > A **programming language** for hardware rather than a **hardware description language**
- > A high level of abstraction to express algorithmic functionality while allowing full control over sequencing and resource use
- > Simple timing model and **par** construct enables mixed sequential and parallel execution flow without FSMs
- > Compact readable code enables designers to investigate a larger design space to find more optimal solutions.

10



A software-like design approach?



A software-like design environment

- > An integrated design environment with the look and feel of a software design system
 - *Manage multiple source, header and object files*
 - *Symbol view with direct jump to definition or use*
 - *Syntax high-lighting*
- > Verify and debug using a Symbolic Debugger
 - *Execute stepwise or to break-point or cursor*
 - *Watch selected and local variable values*
- > Co-simulation with software and HDL-cores
- > Fast compilation targeting FPGA/PLD (Xilinx, Altera, Actel)
- > Immediate execution on plug-in prototyping boards



DK1.1 user interface

Compile

Simulate

Syntax high-lighting

File view

Symbol view

Break-points

Watch variables

The screenshot displays the Handel-C IDE interface. The main window shows a C program with syntax highlighting. The program includes comments and code for comparing headers, reading context, and preparing length fields for full and compressed headers. The IDE also shows a file view on the left, a symbol view at the bottom left, a watch window at the bottom left showing variables like cWord, bWord, cDone, and tDone, and a console window at the bottom right showing the start of a simulation.


```
/* COMPARE THE HEADER TO THE STORED CONTEXT */  
/** hdrLen clock-cycles ****/  
// OBS! if compressed length could be calculated some other way, this loop can be  
// exited as soon as diff is true  
while(!cDone) par {  
  
    parseHead(bWord<-32, k, sHdrTyp, sHdrNxt, sHdrLen);  
    diff = diff || ((bWord<-32) ^ cWord) & NoChange(sHdrTyp, k); //test  
  
    // count the number of random bytes in header - to set packet length in packet tag later  
    cHdrLen += @population(rndBytes(sHdrTyp, k));  
  
    j++;  
    cDone = (j+1) >= info.hdrLen;  
    bWord = ReadRbuff(adju(j+1, BUFLBITS) + hdrPos);  
    cWord = ReadContext(info, (j+1) + CntxtInfo); //test  
}  
  
/** One clock-cycle **/  
par {  
  
    // Prepare "length" fields for full header  
    // header length for compressed header  
    // and link tag for both  
    if(diff || !cDone) par { // Full Header  
        linkTag = modifyField(linkTag, 21, PT_FULL, 6);  
        if(info.tcp) par { // TCP  
            fhField[0] = ZER08 @ (CID<-8);  
            fhField[1] = ZER08 @ 0;  
        }  
        else { // NON_TCP  
            if(info.cid16) par { // 16-bit  
                fhField[0] = GenByte(info.cid16,0,generation + (0@diff)) @ CDATA;  
                fhField[1] = CID;  
            }  
            else par { // 8-bit  
                fhField[0] = GenByte(0,0,generation + (0@diff)) @ CID<-8;  
                fhField[1] = (unsigned 6) 0 @ CDATA @ 0;  
            }  
        }  
    }  
    else par { // Compressed Header  
        if(info.tcp) par { // TCP  
            fhField[0] = GenByte(0,0,generation + (0@diff)) @ CID<-8;  
            fhField[1] = (unsigned 6) 0 @ CDATA @ 0;  
        }  
    }  
}
```

Name	Value
cWord	0
bWord	12884901889
cDone	1
tDone	0

D:\Projects\Hc\Debug\Hc.dll: starting simulation with clock #0




DK1.1 design flow





Benefits

- > An Integrated Design Environment that includes source browsing, editing, symbolic debugging with the ability to follow parallel threads of execution.
- > Fast simulation and compilation/synthesis as expected in a software design environment
- > Co-simulation and verification facilities, that enable hardware/software partitioning decisions to be made at any stage in the design process.



A software-like design approach?



Software-like library access

- > Access to predefined functionality via Header files and linkage with precompiled functions
- > Standard libraries with language extensions
- > Platform environment and access to peripherals and processors
- > Project libraries
- > Application libraries of third party IP-cores

```
#include "stdlib.h"
#include "Platformlib.h"
#include "Projectlib.h"
#include "Encryptionlib.h"
. . .

void main()
{
. . .
}
```



Example: API for peripheral access

> Inverting colours in a video signal


```
#include "Platformlib.h"
VideoPixel Pixel;
VideoCoord X, Y;
.
.
par {
    VideoInInit(VideoIn[0], ...);
    VideoOutInit(VideoOut[0], ...);
}

while(1) par {
    VideoInGet (VideoIn[0], &X, &Y, &Pixel);
    VideoOutPut(VideoOut[0], X, Y, ~Pixel);
}
```




Benefits

- > Simplify development by providing an environment of predefined definitions, macros and functions
- > Enable multiple team co-development
- > Enable portability of application designs between different platforms
- > Enable reuse of own and third party IP-cores



A software-like design approach?



Conclusions

- > New technology that integrates processors and programmable logic on large chips is likely to trigger a paradigm shift in embedded system design
- > Integrated technology that blurs the distinction between software, hardware and reconfigurable hardware
- > Integrated design teams can work across traditional competence barriers
- > Using similar languages, methods and tools for software and hardware design is a critical factor in utilizing this technology to its full potential



DK1.1 overview

- > Designed for system architects, hardware and software developers
- > Introducing software design methods for hardware design
 - *Increasing the productivity of hardware engineers*
 - *Enabling software engineers to target hardware*
- > Language is based on ANSI-C
 - *A programming language for hardware*
 - *Not another HDL with C-language syntax*
- > Suite includes functions typical of software development environment

Integrated Development Environment (IDE)

Handel-C Language Compiler

Project Management

Interactive Simulator & Debugger

Source Code Editor

EDIF & RTL VHDL Output
Co-simulation



DK1.1 new features overview

- > System level design
 - *Mixed Handel-C/C/C++ simulation*
 - *Co-simulation support for ARM and PowerPC embedded processors*
 - *APIs for peripheral access (PAL)*
- > Compatibility
 - *Verilog output added to VHDL - improved structure and readability*
 - *Improved EDIF preserving names and added debug info*
- > Optimization
 - *Technology mapping of gates to LUTs*
 - *Timing and area analysis tool with direct reference to source*
- > New simulator improves speed by 100x
- > New target technologies - Altera Excalibur and Actel parts
- > Operating systems – Windows 95/98, NT, 2000, XP



Multiple language descriptions in DK1.1

- > Design projects can include descriptions in Handel-C, C and C++
 - *C/C++ functions can be called from Handel-C and vice versa*
- > This enables:
 - *High level modelling of system functionality in C/C++*
 - *Functional level software/hardware co-design*
 - *Incremental conversion of software to hardware*
 - *Test-benches in C/C++*
 - *Access to C/C++ for advanced analysis*



Co-simulation support

- > High level functional co-simulation
- > Support for plug-ins to ModelSim and cycle-accurate Instruction Set Simulators
- > Back plane model enables powerful co-simulation
 - *Multiple simulators connected via a single node*
 - *Handel-C, C/C++, ModelSim and ARM, PowerPC SWIFT models*



Compatibility

- > DK1.1 produces RTL-level Verilog output as well a VHDL
- > The code is improved for readability and cross-referencing
 - *The hierarchy from the Handel-C code is preserved*
 - *The code is structured for readability*
 - *Names of functions and variables are preserved for cross-referencing*
 - *Code is targeted to simulators and synthesis systems (ModelSim, Synplify, Leonardo/Spectrum, FPGA Express)*
- > EDIF output improved
 - *Names are preserved*
 - *Debug info for cross-referencing*



Fast simulation

- > A new simulator is added to the DK1.1 Suite
 - *Cycle accurate*
 - *Compiles directly to native code*
- > Executes in the order of 100 times faster than the current net-list based simulator
- > Enables analysis of large designs



Optimisation

- > Technology mapper
 - *Maps gates into LUTs of the target technology*
 - *Based on CutMap, an area efficient, depth optimal algorithm*
- > Timing and area analysis tool
 - *Estimates area resource use*
 - *Estimates timing for critical paths*
 - *Both directly related to the source code*
- > Gate and LUT based analysis



Target technologies

- > New target technologies added:
- > Xilinx
 - *Virtex-II Pro (PPC405, 3 Gbit serial I/O)*
- > Altera
 - *EPXA10 – Excalibur (Apex2ke + ARM 922T)*
- > Actel
 - *EX*
 - *54SX, 54SX-A, RT54SX, RT54SX-S*
 - *ProASIC, ProASIC+*



Operating Systems

> Windows

- *98, NT, 2000, XP*
- *Available now*