

# Quick Reference

---


## B.5 12-Bit Core Instruction Set

Microchip's base-line 8-bit microcontroller family uses a 12-bit wide instruction set. All instructions execute in a single instruction cycle unless otherwise noted. Any unused opcode is executed as a NOP. The instruction set is grouped into the following categories:

**Table B.5: 12-Bit Core Literal and Control Operations**

Hex	Mnemonic	Description	Function
Ekk	ANDLW	k AND literal and W	k .AND. W → W
9kk	CALL	k Call subroutine	PC + 1 → TOS, k → PC
004	CLRWDT	Clear watchdog timer	0 → WDT (and Prescaler if assigned)
Akk	GOTO	k Goto address (k is nine bits)	k → PC(9 bits)
Dkk	IORLW	k Incl. OR literal and W	k .OR. W → W
Ckk	MOVLW	k Move Literal to W	k → W
002	OPTION	Load OPTION Register	W → OPTION Register
8kk	RETLW	k Return with literal in W	k → W, TOS → PC
003	SLEEP	Go into Standby Mode	0 → WDT, stop oscillator
00f	TRIS	f Tristate port f	W → I/O control reg f
Fkk	XORLW	k Exclusive OR literal and W	k .XOR. W → W

**Table B.6: 12-Bit Core Byte Oriented File Register Operations**

Hex	Mnemonic	Description	Function
1Cf	ADDWF	f , d Add W and f	W + f → d
14f	ANDWF	f , d AND W and f	W .AND. f → d
06f	CLRF	f Clear f	0 → f
040	CLRW	Clear W	0 → W
24f	COMF	f , d Complement f	.NOT. f → d
0Cf	DECf	f , d Decrement f	f - 1 → d
2Cf	DECFSZ	f , d Decrement f, skip if zero	f - 1 → d, skip if zero
28f	INCf	f , d Increment f	f + 1 → d
3Cf	INCFSZ	f , d Increment f, skip if zero	f + 1 → d, skip if zero
10f	IORWF	f , d Inclusive OR W and f	W .OR. f → d
20f	MOVf	f , d Move f	f → d
02f	MOVWF	f Move W to f	W → f
000	NOP	No operation	
34f	RLF	f , d Rotate left f	

# MPASM User's Guide with MPLINK and MPLIB

---

**Table B.6: 12-Bit Core Byte Oriented File Register Operations (Continued)**

Hex	Mnemonic	Description	Function
30f	RRF	f , d	Rotate right f register f
08f	SUBWF	f , d	Subtract W from f
38f	SWAPF	f , d	Swap halves f
18f	XORWF	f , d	Exclusive OR W and f

**Table B.7: 12-Bit Core Bit Oriented File Register Operations**

Hex	Mnemonic	Description	Function
4bf	BCF	f , b	Bit clear f
5bf	BSF	f , b	Bit set f
6bf	BTFSC	f , b	Bit test, skip if clear
7bf	BTFSS	f , b	Bit test, skip if set

# Quick Reference

---

## B.6 14-Bit Core Instruction Set

Microchip's mid-range 8-bit microcontroller family uses a 14-bit wide instruction set. This instruction set consists of 36 instructions, each a single 14-bit wide word. Most instructions operate on a file register, f, and the working register, W (accumulator). The result can be directed either to the file register or the W register or to both in the case of some instructions. A few instructions operate solely on a file register (BSF for example). The instruction set is grouped into the following categories:

**Table B.8: 14-Bit Core Literal and Control Operations**

Hex	Mnemonic	Description	Function
3Ekk	ADDLW	k Add literal to W	$k + W \rightarrow W$
39kk	ANDLW	k AND literal and W	$k .AND. W \rightarrow W$
2kkk	CALL	k Call subroutine	$PC + 1 \rightarrow TOS, k \rightarrow PC$
0064	CLRWDT	T Clear watchdog timer	$0 \rightarrow WDT$ (and Prescaler if assigned)
2kkk	GOTO	k Goto address (k is nine bits)	$k \rightarrow PC(9\text{ bits})$
38kk	IORLW	k Incl. OR literal and W	$k .OR. W \rightarrow W$
30kk	MOVLW	k Move Literal to W	$k \rightarrow W$
0062	OPTION	Load OPTION register	$W \rightarrow \text{OPTION Register}$
0009	RETFIE	Return from Interrupt	$TOS \rightarrow PC, 1 \rightarrow GIE$
34kk	RETLW	k Return with literal in W	$k \rightarrow W, TOS \rightarrow PC$
0008	RETURN	Return from subroutine	$TOS \rightarrow PC$
0063	SLEEP	Go into Standby Mode	$0 \rightarrow WDT$ , stop oscillator
3Ckk	SUBLW	k Subtract W from literal	$k - W \rightarrow W$
006f	TRIS	f Tristate port f	$W \rightarrow \text{I/O control reg } f$
3Akk	XORLW	k Exclusive OR literal and W	$k .XOR. W \rightarrow W$



**Table B.9: 14-Bit Core Byte Oriented File Register Operations**

Hex	Mnemonic	Description	Function
07ff	ADDDWF	f, d Add W and f	$W + f \rightarrow d$
05ff	ANDDWF	f, d AND W and f	$W .AND. f \rightarrow d$
018f	CLRF	f Clear f	$0 \rightarrow f$
0100	CLRW	Clear W	$0 \rightarrow W$
09ff	COMF	f, d Complement f	$.NOT. f \rightarrow d$
03ff	DECDF	f, d Decrement f	$f - 1 \rightarrow d$
0Bff	DECFSZ	f, d Decrement f, skip if zero	$f - 1 \rightarrow d$ , skip if 0
0Aff	INCF	f, d Increment f	$f + 1 \rightarrow d$
0Fff	INCFSZ	f, d Increment f, skip if zero	$f + 1 \rightarrow d$ , skip if 0
04ff	IORWF	f, d Inclusive OR W and f	$W .OR. f \rightarrow d$
08ff	MOVF	f, d Move f	$f \rightarrow d$

# MPASM User's Guide with MPLINK and MPLIB

---

**Table B.9: 14-Bit Core Byte Oriented File Register Operations (Continued)**

Hex	Mnemonic	Description	Function
008f	MOVWF f	Move W to f	$W \rightarrow f$
0000	NOP	No operation	
0Dff	RLF f,d	Rotate left f	register f 
0Cff	RRF f,d	Rotate right f	register f 
02ff	SUBWF f,d	Subtract W from f	$f - w \rightarrow d$
0Eff	SWAPF f,d	Swap halves f	$f(0:3) \leftrightarrow f(4:7) \rightarrow d$
06ff	XORWF f,d	Exclusive OR W and f	$w . XOR. f \rightarrow d$

**Table B.10: 14-Bit Core Bit Oriented File Register Operations**

Hex	Mnemonic	Description	Function
1bff	BCF f,b	Bit clear f	$0 \rightarrow f(b)$
1bff	BSF f,b	Bit set f	$1 \rightarrow f(b)$
1bff	BTFSC f,b	Bit test, skip if clear	skip if $f(b) = 0$
1bff	BTFSS f,b	Bit test, skip if set	skip if $f(b) = 1$

**Table B.11: 12-Bit/14-Bit Core Special Instruction Mnemonics**

Mnemonic	Description		Equivalent Operation(s)	Status
ADDCF f,d	Add Carry to File		BTFS C INCF f,d	3,0 Z
ADDDCF f,d	Add Digit Carry to File		BTFS C INCF f,d	3,1 Z
B k	Branch		GOTO k	-
BC k	Branch on Carry		BTFS C GOTO k	3,0 -
BDC k	Branch on Digit Carry		BTFS C GOTO k	3,1 -
BNC k	Branch on No Carry		BTFS S GOTO k	3,0 -
BNDC k	Branch on No Digit Carry		BTFS S GOTO k	3,1 -
BNZ k	Branch on No Zero		BTFS S GOTO k	3,2 -
BZ k	Branch on Zero		BTFS C GOTO k	3,2 -

## Quick Reference

---

**Table B.11: 12-Bit/14-Bit Core Special Instruction Mnemonics (Continued)**

Mnemonic	Description	Equivalent Operation(s)	Status
CLRC	Clear Carry	BCF 3,0	-
CLRDC	Clear Digit Carry	BCF 3,1	-
CLRZ	Clear Zero	BCF 3,2	-
LCALL k			
LGOTO k			
MOVFW f	Move File to W	MOVF f,0	Z
NEGF f,d	Negate File	COMF f,1 INCF f,d	Z
SETC	Set Carry	BSF 3,0	-
SETDC	Set Digit Carry	BSF 3,1	-
SETZ	Set Zero	BSF 3,2	-
SKPC	Skip on Carry	BTFSS 3,0	-
SKPDC	Skip on Digit Carry	BTFSS 3,1	-
SKPNC	Skip on No Carry	BTFSC 3,0	-
SKPNDC	Skip on No Digit Carry	BTFSC 3,1	-
SKPNZ	Skip on Non Zero	BTFSC 3,2	-
SKPZ	Skip on Zero	BTFSS 3,2	-
SUBCF f,d	Subtract Carry from File	BTFSC 3,0 DECF f,d	Z
SUBDCF f,d	Subtract Digit Carry from File	BTFSC 3,1 DECF f,d	Z
TSTF f	Test File	MOVF f,1	Z

# MPASM User's Guide with MPLINK and MPLIB

---

## B.7 16-Bit Core Instruction Set

Microchip's high-performance 8-bit microcontroller family uses a 16-bit wide instruction set. This instruction set consists of 55 instructions, each a single 16-bit wide word. Most instructions operate on a file register, f, and the working register, W (accumulator). The result can be directed either to the file register or the W register or to both in the case of some instructions. Some devices in this family also include hardware multiply instructions. A few instructions operate solely on a file register (BSF for example).

**Table B.12: 16-Bit Core Data Movement Instructions**

Hex	Mnemonic	Description	Function
6pff	MOVFP f, p	Move f to p	f → p
b8kk	MOVLB k	Move literal to BSR	k → BSR (3:0)
bakx	MOVLP k	Move literal to RAM page select	k → BSR (7:4)
4pff	MOVPF p, f	Move p to f	p → W
01ff	MOVWF f	Move W to F	W → f
a8ff	TABLRD t, i, f	Read data from table latch into file f, then update table latch with 16-bit contents of memory location addressed by table pointer	TBLATH → f if t=1, TBLATL → f if t=0; ProgMem(TBLPTR) → TBLAT; TBLPTR + 1 → TBLPTR if i=1
acff	TABLWT t, i, f	Write data from file f to table latch and then write 16-bit table latch to program memory location addressed by table pointer	f → TBLATH if t = 1, f → TBLATL if t = 0; TBLAT → ProgMem(TBLPTR); TBLPTR + 1 → TBLPTR if i=1
a0ff	TLRD t, f	Read data from table latch into file f (table latch unchanged)	TBLATH → f if t = 1 TBLATL → f if t = 0
a4ff	TLWT t, f	Write data from file f into table latch	f → TBLATH if t = 1 f → TBLATL if t = 0





**Table B.13: 16-Bit Core Arithmetic and Logical Instruction**

Hex	Mnemonic	Description	Function
b1kk	ADDLW k	Add literal to W	(W + k) → W
0eff	ADDWF f, d	Add W to F	(W + f) → d
10ff	ADDWFC f, d	Add W and Carry to f	(W + f + C) → d
b5kk	ANDLW k	AND Literal and W	(W .AND. k) → W
0aff	ANDWF f, d	AND W with f	(W .AND. f) → d
28ff	CLRF f, d	Clear f and Clear d	0x00 → f, 0x00 → d
12ff	COMF f, d	Complement f	.NOT. f → d
2eff	DAW f, d	Dec. adjust W, store in f,d	W adjusted → f and d
06ff	DECf f, d	Decrement f	(f - 1) → f and d
14ff	INCF f, d	Increment f	(f + 1) → f and d
b3kk	IORLW k	Inclusive OR literal with W	(W .OR. k) → W

## Quick Reference

---

**Table B.13: 16-Bit Core Arithmetic and Logical Instruction (Continued)**

Hex	Mnemonic	Description	Function
08ff	IORWF	f , d	Inclusive or W with f $(W . OR. f) \rightarrow d$
b0kk	MOVLW	k	Move literal to W $k \rightarrow W$
bckk	MULLW	k	Multiply literal and W $(k \times W) \rightarrow PH:PL$
34ff	MULWF	f	Multiply W and f $(W \times f) \rightarrow PH:PL$
2cff	NEGW	f , d	Negate W, store in f and d $(W + 1) \rightarrow f, (W + 1) \rightarrow d$
1aff	RLCF	f , d	Rotate left through carry register f
			
22ff	RLNCF	f , d	Rotate left (no carry) register f
			
18ff	RRCF	f , d	Rotate right through carry register f
			
20ff	RRNCF	f , d	Rotate right (no carry) register f
			
2aff	SETF	f , d	Set f and Set d $0xff \rightarrow f, 0xff \rightarrow d$
b2kk	SUBLW	k	Subtract W from literal $(k - W) \rightarrow W$
04ff	SUBWF	f , d	Subtract W from f $(f - W) \rightarrow d$
02ff	SUBWFB	f , d	Subtract from f with borrow $(f - W - c) \rightarrow d$
1cff	SWAPF	f , d	Swap f $f(0:3) \rightarrow d(4:7), f(4:7) \rightarrow d(0:3)$
b4kk	XORLW	k	Exclusive OR literal with W $(W . XOR. k) \rightarrow W$
0cff	XORWF	f , d	Exclusive OR W with f $(W . XOR. f) \rightarrow d$

**Table B.14: 16-Bit Core Bit Handling Instructions**

Hex	Mnemonic	Description	Function
8bff	BCF	f , b	Bit clear f $0 \rightarrow f(b)$
8bff	BSF	f , b	Bit set f $1 \rightarrow f(b)$
9bff	BTFSC	f , b	Bit test, skip if clear skip if $f(b) = 0$
9bff	BTFSS	f , b	Bit test, skip if set skip if $f(b) = 1$
3bff	BTG	f , b	Bit toggle f .NOT. $f(b) \rightarrow f(b)$

# MPASM User's Guide with MPLINK and MPLIB

---

**Table B.15: 16-Bit Core Program Control Instructions**

Hex	Mnemonic	k	Description	Function
e0kkk	CALL	k	Subroutine call (within 8k page)	$PC+1 \rightarrow TOS, k \rightarrow PC(12:0)$ , $k(12:8) \rightarrow PCLATH(4:0)$ , $PC(15:13) \rightarrow PCLATH(7:5)$
31ff	CPFSEQ	f	Compare f/w, skip if $f = w$	$f-W$ , skip if $f = W$
32ff	CPFGT	f	Compare f/w, skip if $f > w$	$f-W$ , skip if $f > W$
30ff	CPFLT	f	Compare f/w, skip if $f < w$	$f-W$ , skip if $f < W$
16ff	DECFSZ	f, d	Decrement f, skip if 0	$(f-1) \rightarrow d$ , skip if 0
26ff	DCFSNZ	f, d	Decrement f, skip if not 0	$(f-1) \rightarrow d$ , skip if not 0
c0kkk	GOTO	k	Unconditional branch (within 8k)	$k \rightarrow PC(12:0)$ $k(12:8) \rightarrow PCLATH(4:0)$ , $PC(15:13) \rightarrow PCLATH(7:5)$
1eff	INCFSZ	f, d	Increment f, skip if zero	$(f+1) \rightarrow d$ , skip if 0
24ff	INFSNZ	f, d	Increment f, skip if not zero	$(f+1) \rightarrow d$ , skip if not 0
b7kk	LCALL	k	Long Call (within 64k)	$(PC+1) \rightarrow TOS$ ; $k \rightarrow PCL$ , $(PCLATH) \rightarrow PCH$
0005	RETFIE		Return from interrupt, enable interrupt	$(PCLATH) \rightarrow PCH$ ; $k \rightarrow PCL$ 0 → GLINTD
b6kk	RETLW	k	Return with literal in W	$k \rightarrow W$ , $TOS \rightarrow PC$ , (PCLATH unchanged)
0002	RETURN		Return from subroutine	$TOS \rightarrow PC$ (PCLATH unchanged)
33ff	TSTFSZ	f	Test f, skip if zero	skip if $f = 0$

**Table B.16: 16-Bit Core Special Control Instructions**

Hex	Mnemonic	Description	Function
0004	CLRWT	Clear watchdog timer	$0 \rightarrow WDT$ , $0 \rightarrow WDT$ prescaler, $1 \rightarrow PD$ , $1 \rightarrow TO$
0003	SLEEP	Enter Sleep Mode	Stop oscillator, power down, $0 \rightarrow WDT$ , $0 \rightarrow WDT$ Prescaler $1 \rightarrow PD$ , $1 \rightarrow TO$

## Quick Reference

---

### B.8 Key to Enhanced 16-Bit Core Instruction Set

Field	Description
<b>File Addresses</b>	
f	8-bit file register address
fs	12-bit source file register address
fd	12-bit destination file register address
dest	W register if d = 0; file register if d = 1
r	0, 1, or 2 for FSR number
<b>Literals</b>	
kk	8-bit literal value
kb	4-bit literal value
kc	bits 8-11 of 12-bit literal value
kd	bits 0-7 of 12-bit literal value
<b>Offsets, Addresses</b>	
nn	8-bit relative offset (signed, 2's complement)
nd	11-bit relative offset (signed, 2's complement)
ml	bits 0-7 of 20-bit program memory address
mm	bits 8-19 of 20-bit program memory address
xx	any 12-bit value
<b>Bits</b>	
b	bits 9-11; bit address
d	bit 9; 0=W destination; 1=f destination
a	bit 8; 0=common block; 1=BSR selects bank
s	bit 0 (bit 8 for CALL); 0=no update; 1(fast)=update/save W, STATUS, BSR

# MPASM User's Guide with MPLINK and MPLIB

---

## B.9 Enhanced 16-Bit Core Instruction Set

Microchip's new high-performance 8-bit microcontroller family uses a 16-bit wide instruction set. This instruction set consists of 76 instructions, each a single 16-bit wide word (2 bytes). Most instructions operate on a file register, f, and the working register, W (accumulator). The result can be directed either to the file register or the W register or to both in the case of some instructions. A few instructions operate solely on a file register (BSF for example)

**Table B.17: Enhanced 16-Bit Core Literal Operations**

Hex	Mnemonic		Description	Function
0Fkk	ADDLW	kk	ADD literal to WREG	$W+kk \rightarrow W$
0Bkk	ANDLW	kk	AND literal with WREG	$W .AND. kk \rightarrow W$
0004	CLRWDT		Clear Watchdog Timer	$0 \rightarrow WDT, 0 \rightarrow WDT \text{ postscaler}, 1 \rightarrow TO, 1 \rightarrow PD$
0007	DAW		Decimal Adjust WREG	if $W<3:0>>9$ or DC=1, $W<3:0>+6 \rightarrow W<3:0>$ , else $W<3:0> \rightarrow W<3:0>;$ if $W<7:4>>9$ or C=1, $W<7:4>+6 \rightarrow W<7:4>$ , else $W<7:4> \rightarrow W<7:4>;$
09kk	IORLW	kk	Inclusive OR literal with WREG	$W .OR. kk \rightarrow W$
EFkc F0kd	LFSR	r,kd:kc	Load 12-bit Literal to FSR (second word)	kd:kc $\rightarrow$ FSRR
01kb	MOVLB	kb	Move literal to low nibble in BSR	kb $\rightarrow$ BSR
0Ekk	MOVLW	kk	Move literal to WREG	kk $\rightarrow$ W
0Dkk	MULLW	kk	Multiply literal with WREG	$W * kk \rightarrow PRODH:PRODL$
08kk	SUBLW	kk	Subtract W from literal	kk-W $\rightarrow$ W
0Akk	XORLW	kk	Exclusive OR literal with WREG	$W .XOR. kk \rightarrow W$

**Table B.18: Enhanced 16-Bit Core Memory Operations**

Hex	Mnemonic		Description	Function
0008	TBLRD *		Table Read (no change to TBLPTR)	Prog Mem (TBLPTR) $\rightarrow$ TABLAT
0009	TBLRD *+		Table Read (post-increment TBLPTR)	Prog Mem (TBLPTR) $\rightarrow$ TABLAT TBLPTR +1 $\rightarrow$ TBLPTR
000A	TBLRD *-		Table Read (post-decrement TBLPTR)	Prog Mem (TBLPTR) $\rightarrow$ TABLAT TBLPTR -1 $\rightarrow$ TBLPTR
000B	TBLRD +*		Table Read (pre-increment TBLPTR)	TBLPTR +1 $\rightarrow$ TBLPTR Prog Mem (TBLPTR) $\rightarrow$ TABLAT
000C	TBLWT *		Table Write (no change to TBLPTR)	TABLAT $\rightarrow$ Prog Mem(TBLPTR)
000D	TBLWT *+		Table Write (post-increment TBLPTR)	TABLAT $\rightarrow$ Prog Mem(TBLPTR) TBLPTR +1 $\rightarrow$ TBLPTR

# Quick Reference

---

**Table B.18: Enhanced 16-Bit Core Memory Operations (Continued)**

Hex	Mnemonic		Description	Function
000E	TBLWT *-		Table Write (post-decrement TBLPTR)	TABLAT → Prog Mem(TBLPTR) TBLPTR -1 → TBLPTR
000F	TBLWT +*		Table Write (pre-increment TBLPTR)	TBLPTR +1 → TBLPTR TABLAT → Prog Mem(TBLPTR)

**Table B.19: Enhanced 16-Bit Core Control Operations**

Hex	Mnemonic		Description	Function
E2nn	BC	nn	Relative Branch if Carry	if C=1, PC+2+2*nn→PC, else PC+2→PC
E6nn	BN	nn	Relative Branch if Negative	if N=1, PC+2+2*nn→PC, else PC+2→PC
E3nn	BNC	nn	Relative Branch if Not Carry	if C=0, PC+2+2*nn→PC, else PC+2→PC
E7nn	BNN	nn	Relative Branch if Not Negative	if N=0, PC+2+2*nn→PC, else PC+2→PC
E5nn	BNOV	nn	Relative Branch if Not Overflow	if OV=0, PC+2+2*nn→PC, else PC+2→PC
E1nn	BNZ	nn	Relative Branch if Not Zero	if Z=0, PC+2+2*nn→PC, else PC+2→PC
E4nn	BOV	nn	Relative Branch if Overflow	if OV=1, PC+2+2*nn→PC, else PC+2→PC
E0nd	BRA	nd	Unconditional relative branch	PC+2+2*nd→PC
E0nn	BZ	nn	Relative Branch if Zero	if Z=1, PC+2+2*nn→PC, else PC+2→PC
ECml Fmm	CALL	mm:ml,s	Absolute Subroutine Call (second word)	PC+4 → TOS, mm:ml → PC<20:1>, if s=1, W → WS, STATUS → STATUS, BSR → BSRS
EFml Fmm	GOTO	mm:ml	Absolute Branch (second word)	mm:ml → PC<20:1>
0000	NOP		No Operation	No operation
0006	POP		Pop Top of return stack	TOS-1 → TOS
0005	PUSH		Push Top of return stack	PC +2→ TOS
D8nd	RCALL	nd	Relative Subroutine Call	PC+2 → TOS, PC+2+2*nd→PC
00FF	RESET		Generate a Reset (same as MCR reset)	same as MCLR reset
0010	RETFIE	s	Return from interrupt (and enable interrupts)	TOS → PC, 1 → GIE/GIEH or PEIE/GIEL, if s=1, WS → W, STATUS → STATUS, BSRS → BSR, PCLATU/PCLATH unchanged.
0Ckk	RETLW	kk	Return from subroutine, literal in W	kk → W,
0012	RETURN	s	Return from subroutine	TOS → PC, if s=1, WS → W, STATUS → STATUS, BSRS → BSR, PCLATU/PCLATH are unchanged
0003	SLEEP		Enter SLEEP Mode	0 → WDT, 0 → WDT postscaler, 1 → TO, 0 → PD

# MPASM User's Guide with MPLINK and MPLIB


---

**Table B.20: Enhanced 16-Bit Core Bit Operations**

Hex	Mnemonic	Description	Function
9bf	BCF	f,b,a	Bit Clear f
8bf	BSF	f,b,a	Bit Set f
Bbf	BTFSC	f,b,a	Bit test f, skip if clear
Abf	BTFSS	f,b,a	Bit test f, skip if set
7bf	BTG	f,b,a	Bit Toggle f

**Table B.21: Enhanced 16-Bit Core File Register Operations**




Hex	Mnemonic	Description	Function
24f	ADDWF	f,d,a	ADD WREG to f
20f	ADDWFC	f,d,a	ADD WREG and Carry bit to f
14f	ANDWF	f,d,a	AND WREG with f
6Af	CLRF	f,a	Clear f
1Cf	COMF	f,d,a	Complement f
62f	CPFSEQ	f,a	Compare f with WREG, skip if f=WREG
64f	CPFGT	f,a	Compare f with WREG, skip if f > WREG
60f	CPFSLT	f,a	Compare f with WREG, skip if f < WREG
04f	DECf	f,d,a	Decrement f
2Cf	DECFSZ	f,d,a	Decrement f, skip if 0
4Cf	DCFSNZ	f,d,a	Decrement f, skip if not 0
28f	INCF	f,d,a	Increment f
3Cf	INCFSZ	f,d,a	Increment f, skip if 0
48f	INFSNZ	f,d,a	Increment f, skip if not 0
10f	IORWF	f,d,a	Inclusive OR WREG with f
50f	MOVF	f,d,a	Move f
Cfs Ffd	MOVFF	fs,fd	Move fs to fd (second word)
6Ef	MOVWF	f,a	Move WREG to f
02f	MULWF	f,a	Multiply WREG with f
6Cf	NEGF	f,a	Negate f
34f	RLCF	f,d,a	Rotate left f through Carry



## Quick Reference

---

**Table B.21: Enhanced 16-Bit Core File Register Operations (Continued)**

Hex	Mnemonic	Description	Function
44f	RLNCF	f,d,a Rotate left f (no carry)	register f 
30f	RRCF	f,d,a Rotate right f through Carry	register f 
40f	RRNCF	f,d,a Rotate right f (no carry)	register f 
48f	SETF	f,a Set f	$0xFF \rightarrow f$
54f	SUBFWB	f,d,a Subtract f from WREG with Borrow	$W-f-C \rightarrow \text{dest}$
5Cf	SUBWF	f,d,a Subtract WREG from f	$f-W \rightarrow \text{dest}$
58f	SUBWFB	f,d,a Subtract WREG from f with Borrow	$f-W-C \rightarrow \text{dest}$
38f	SWAPF	f,d,a Swap nibbles of f	$f<3:0> \rightarrow \text{dest}<7:4>, f<7:4> \rightarrow \text{dest}<3:0>$
66f	TSTFSZ	f,a Test f, skip if 0	$PC+4 \rightarrow PC, \text{ if } f=0, \text{ else } PC+2 \rightarrow PC$
18f	XORWF	f,d,a Exclusive OR WREG with f	$W .XOR. f \rightarrow \text{dest}$

# MPASM User's Guide with MPLINK and MPLIB

---

## B.10 Hexadecimal to Decimal Conversion

Byte				Byte			
Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec
0	0	0	0	0	0	0	0
1	4096	1	256	1	16	1	1
2	8192	2	512	2	32	2	2
3	12288	3	768	3	48	3	3
4	16384	4	1024	4	64	4	4
5	20480	5	1280	5	80	5	5
6	24576	6	1536	6	96	6	6
7	28672	7	1792	7	112	7	7
8	32768	8	2048	8	128	8	8
9	36864	9	2304	9	144	9	9
A	40960	A	2560	A	160	A	10
B	45056	B	2816	B	176	B	11
C	49152	C	3072	C	192	C	12
D	53248	D	3328	D	208	D	13
E	57344	E	3584	E	224	E	14
F	61440	F	3840	F	240	F	15

Using This Table: For each Hex digit, find the associated decimal value. Add the numbers together. For example, Hex A38F converts to 41871 as follows:

Hex 1000's Digit	Hex 100's Digit	Hex 10's Digit	Hex 1's Digit	Result
40960	+ 768	+ 128	+ 15	= 41871 Decimal