CRASH-WORTHY TRUSTWORTHY SYSTEMS RESEARCH AND DEVELOPMENT

Efficient Tagged Memory

Alexandre Joannou, Jonathan Woodruff, Simon W. Moore, Robert Kovacsics, Hongyan Xia, Robert N. M. Watson, David Chisnall, Michael Roe, Brooks Davis, Peter G. Neumann, Edward Napierala, John Baldwin, A. Theodore Markettos, Khilan Gudka, Alfredo Mazzinghi, Alexander Richardson, Stacey Son and Alex Bradbury

University of Cambridge and SRI International



Approved for public release; distribution is unlimited. This research is sponsored by the Defense Advanced Research Projects Agency (DARPA) and the Air Force Research Laboratory (AFRL), under contract FA8750-10-C-0237. The views, opinions, and/or findings contained in this article/presentation are those of the author(s)/presenter(s) and should not be interpreted as representing the official views or policies of the Department of Defense or the U.S. Government.



I-bit Tag Per Word!

- Tag pointers for integrity?
- Tag allocated memory?
- Data flow tracking?
- Watchpoints on any word?

Only I-bit per word!









I-bit Tag Per Word!

- Tag pointers for integrity?
- Tag allocated memory?
- Data flow tracking?
- Watchpoints on any word?

Only I-bit per word!





Non-standard Memory?

- Custom cache width is possible
- Registers could preserve the bit
- But custom DRAM is a non-starter We can't even afford ECC!
- Security must be free!





A Tag Table in DRAM!

- Put table in standard DRAM
- It will be really small (I-bit per word!)
- Emulate wider memory, fetch tag and data on cache miss
- Keep them together on-chip







A Tag Table in DRAM!

- Put table in standard DRAM
- It will be really small (I-bit per word!)
- Emulate wider memory, fetch tag and data on cache miss



• Keep them together on-chip



Double the Memory Accesses?

- Access both the table and the data on every cache miss?
- No





A Cache for the Tag Table!

- Use a dedicated cache for the tags!
- It will hold tags for loads of data
 - (1-bit per word! Covers megabytes of data!)
- Only do DRAM table lookup on a miss











A Cache for the Tag Table!

- Use a dedicated cache for the tags!
- It will hold tags for loads of data.
 - (1-bit per word! Covers megabytes of data!)
- Only do DRAM table lookup on a miss.





Last-level Caches Aren't that Effective

- This is logically a last-level cache
- LLC has low hit-rates: 40-60% for SPEC

We only see accesses that have missed in primary caches...

+50% memory accesses isn't going to fly





The Tagged Memory Challenge

I. Add I bit per word of memory

2. Make it "free"





Re-cap Simple Tag Hierarchy

- Store tags with data in cache hierarchy
- Tag controller does tag table lookup on DRAM access
- Cache lines of tags from DRAM



CAMBRIDGE



An Experiment in Gem5

- Trace all DRAM accesses
- Replay against a tag controller + cache model
- Measure tag-cache hit-rate
 - Using ARMv8 Gem5
 - Google v8 engine running Earley-Boyer Octane (x3)
 - FFMPEG
 - 4-core, 8MiB L3 with prefetching





CAMBRIDGE

Tag Table Cache Properties

DRAM traffic overhead vs. tag cache size, 64-byte lines



Why is tag cache more effective than a traditional last-level cache?



Tag Table Cache Locality Analysis Temporal and Spatial Hits vs. Line Size for Earley-Boyer, 256KiB tag cache, 8-way set associative 100% misses spatial hits temporal hits 80% Tag cache accesses 60% 40% 64-byte line of tags 20%4KiB Page of data 1-byte line of tags =64B Line of data 0%2 32 4 8 16 64 12825651210241 Tag cache line size (bytes)







- 2-level tag table
- Each bit in the **root** level indicates all zeros in a leaf group
- Reduces tag cache footprint
- Amplifies cache capacity





Use-case I: Pointer Integrity

• All virtual addresses are tagged

All words that match successful TLB translations

• Similar to our CHERI FPGA implementation





Use-case 2: Zero Elimination

- Tag cache lines that contain zeros
- Eliminate zero cache lines from DRAM traffic
- Can we eliminate more data traffic than the tag table generates?
 - **I.5-2.5%** of lines in DRAM traffic are all zero (*in our workloads*)
 - If we use less than 1% for table traffic, we improve performance!





CAMBRIDGE

Overhead with Compression





CHERI FPGA Implementation

- 64-bit MIPS implementation with tagged pointers
- 256KiB, 4-way set associative L2 cache
- Parameterizable hierarchical tag controller backed by 32KiB 4-way associative tag cache





Benchmarks in Hardware

DRAM Traffic Overhead in FPGA Implementation Note: MiBench overheads with compression are approximately zero







Things We've Learned

• A tag table caches extremely well

Spatial locality pays off for very wide lines

- Simple compression works well for sparse tags
- Single-bit tags in standard memory can require nearly **zero** overhead in the common case

Pointer tags + zero line elimination could actually net reduce memory accesses for most cases!

Questions?

Jonathan.Woodruff@cl.cam.ac.uk



