#### CRASH-WORTHY TRUSTWORTHY Systems Research and Development

# The CHERI capability model Revisiting RISC in an age of risk

Jonathan Woodruff, Robert N. M. Watson, David Chisnall, Simon W. Moore, Jonathan Anderson, Brooks Davis, Ben Laurie, Peter G. Neumann, Robert Norton, Michael Roe

University of Cambridge, SRI International, Google

ISCA 2014 — 18 June 2014



Approved for public release. This research is sponsored by the Defense Advanced Research Projects Agency (DARPA) and the Air Force Research Laboratory (AFRL), under contract FA8750-10-C-0237. The views, opinions, and/or findings contained in this article/presentation are those of the author/presenter and should not be interpreted as representing the official views or policies, either expressed or implied, of the Defense Advanced Research Projects Agency or the Department of Defense.



# Memory Safety Crisis



#### ~82% of exploited vulnerabilities in 2012

- Software Vulnerability Exploitation Trends, Microsoft

#### How are processors responding?

### Memory Safety Deprecation & Demand



#### We've Built A Real Open Source System

- CHERI processor + peripherals on FPGA
- Extension of FreeBSD OS (Including Capsicum software capabilities)
- Clang & LLVM



# Capability: Unforgeable token of authority.

Some "capabilities": File descriptors (Capsicum, L4) Segment descriptors (CAP, Intel iAPX) Pointers in a virtual machine (Java, .Net) Bounded pointers (M-Machine)

### CHERI Capabilities are Unforgeable Fat Pointers

#### Fat Pointer = Base + Length + Permissions

6



# Build a RISC Capability Machine

- Single-cycle instructions
- Load/Store architecture
- Compiler & OS manage capabilities

7



# Build A Useful RISC Capability Machine

- Keep page-table for virtualisation and backward compatibility
- Constrain existing loads and stores with implied capability register

8

• Integrate with 64-bit MIPS ISA (Applicable to any RISC ISA)

# Paged Memory

- OS managed
- Enables swapping
- Centralized
- Allows revocation

#### Address validation

# Capabilities

- Compiler managed
- Precise
- Can be delegated
- Many domains
  - Pointer safety

# Paged Memory - Capabilities

- OS managed
- Enables swapping
- Centralized
- Allows revocation

#### Address validation

- Compiler managed
- Precise
- Can be delegated
- Many domains
  - Pointer safety



### Capability Register File Both Implicit and Explicit Use

Implicit Program Counter Capability

C0 (Implicit Data Capability) erms		
base	<b>Cl</b> length	perms
base	C2 length	perms
•		
	•	
base	C3 length	perms

### **Address calculation**



### **Address calculation**





### **Address calculation**





### **Capabilities can Replace Pointers**

- Unprivileged capability manipulation instructions
- Capability loads and stores for all required memory operations

#### Capability Transformations <u>Strictly Reduce</u> Privilege

Mnemonic	Function	
CIncBase	Increase base and decrease length	
CSetLen	Reduce length	
CAndPerm	Restrict permissions	
CClearTag	Invalidate a capability register	

Full Instruction Set Reference: <a href="http://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-850.pdf">www.cl.cam.ac.uk/techreports/UCAM-CL-TR-850.pdf</a>



Full Instruction Set Reference: www.cl.cam.ac.uk/techreports/UCAM-CL-TR-850.pdf

# Tags to Protect Capabilities in Memory



#### Capabilities on the stack and in data structures

#### Tag Table in Commodity DRAM TAGS Tag Lookup <0.5% (with cache) DRAM L2 Cache DATA Tags on physical Cache line is memory tag + data

# **OS Support is Simple**

• Preserve per-process capability state

• Deliver capability exception signals

#### Result: Capability machine in each address space

# C-language Support is Straightforward

 Clang extension to implement pointers as capabilities

• \_\_\_\_\_capability qualifier on pointers

 Used almost like any other pointer (no subtraction)

# C-language Support is Straightforward

<pre>capability char *myString = (capability char*)malloc(size);</pre>	jalr malloc
	cincbase\$ <mark>c1</mark> , \$ <mark>c0</mark> , returnValue csetlen \$ <mark>c1</mark> , \$ <mark>c1</mark> , size
<pre>myString[size] = 'd';</pre>	csb 'd', size, 0(\$ <mark>c1</mark> )

# C-language Support is Straightforward



## Program Compartmentalisation is Flexible

- Coarse-grained using C0, the implicit data capability
- Fine-grained using native capability addressing



# CHERI is Built on BERI

"Bluespec Extensible RISC Implementation"

- 64-bit MIPS R4000 ISA
- 6-stage pipeline
- Single issue, in order
- >100 MHz on Altera Stratix IV

Open source at <u>www.beri-cpu.org</u>

27



# **Address Calculation Pipeline**



# **Address Calculation Pipeline**



# **Address Calculation Pipeline**



# See Paper for Limit Study

Conclusions:

- CHERI is competitive
- Our capability size is the only notable overhead
- A hypothetical 128-bit CHERI has leading performance

# **CHERI vs. CCured**



- Running in userspace under FreeBSD on CHERI FPGA prototype
- We ported CCured, an automatic memory-safe transform for C

### **Olden Bounds-checking**



#### **Protection Slowdown vs. Working Set Size**



#### **Protection Slowdown vs. Working Set Size**



<sup>35</sup> 

### Conclusions

- Memory safety needs hardware support
- Current approaches are too weak or too disruptive
- A hybrid capability approach is compatible and scalable

### **Questions**?



CHERI & SoC RTL, LLVM, & FreeBSD are open source! <u>www.cheri-cpu.org</u> Thanks to DARPA and Google for support! 37