Computer Architecture Group
Capability Hardware Enhanced RISC Instructions (CHERI)
CHERI is a project that has run since 2012 and has been funded under the following projects: CTSRD, ECATS, CAPcelerate, etc.
Please find the latest information about CHERI on the main project page.