ACKNOWLEDGEMENTS

None of this would have been possible without the financial assistance provided by Dr. John Hines at Wright-Patterson AFB through the United States Air Force Office of Scientific Research. John also gave generously of his time whenever help was needed with anything pertaining to VHDL. Additional financial support in the form of a bursary from Smith System Engineering was also appreciated.

The members of the Cambridge Hardware Verification Group have been instrumental in the successful completion of this work. Particular thanks go to Mike Gordon for supervising and putting up with me. Mike's ability to listen to the most silly ideas and slog through my horrible grammar is an argument for his immediate canonisation. Members of the group that should also be singled out are Juanito Camilleri for initial instruction in operational semantics and helping in getting to grips with how it might be applied to VHDL and Tom Melham for providing not only a sounding board for my strange ideas, but also some of the tools that made working with this stuff in HOL relatively painless. Thanks also to Juanito Camilleri, Mike Gordon, David Hemmendinger of Union College, Beth Levy of Aerospace and Bill Young of CLI who read parts of this opus and provided comments on making it better.

Last, but by no means least, the highest accolades should go to my parents for believing in and putting up with me over the years. Their unflagging support has been a great comfort both during the research and the writing up.