

Self-Timed Advantages — Often Cited Al Davis, Async'94

- 1. archive average case performance
- 2. power consumed only where needed
- 3. ease of modular composition
- 4. no clock alignment at the interfaces
- 5. metastability has time to end
- 6. avoid clock distribution costs
- 7. easier to exploit concurrency
- 8. intellectual challenge
- 9. intrinsic elegance
- 10. global synchrony does not exist anyway



3

Self-Timed Advantages — NOT Often Cited

Al Davis, Async'94

- 1. it really pisses my boss off
- 2. I like reinventing wheels
- 3. I like to be different
- 4. gee I really don't know
- 5. people and circuits need to play by same rules
- 6. I don't understand synchronous circuits
- 7. world problems stem from glitches
- 8. synchronous design gives me gas
- 9. clock radiation causes hair loss
- 10. it's none of your business



.



























Assessment of Counterflow Pipelines

good points:

- register feedforwarding regular structure
- speculative execution and exceptions easy
 - register file not written to until instruction completes correctly
 "poison pills" to remove erroneous values
- problems:
 - too much arbitration
 - multiple instruction issue tricky (faster pipeline and more sidings?)
 - usual problems with micropipelines



23















