Sequential Extended Regular Expressions (SEREs) **PSL** notation Previous notation **PSL ASCII** notation • Similar to ITL – but weaker • On earlier slide: $R[*], R_1: R_2, R_1; R_2$ $P \wedge Q$ P & Q $P \Rightarrow Q$ $P \rightarrow Q$ • Other SERE operators include $\neg P$!P(exclamation mark is negation) $R_1 \mid R_2$ either R_1 or R_2 holds $\mathbf{X}P$ $\texttt{next} \ P$ $\mathbf{F}P$ eventually! P (exclamation mark is not negation) R_1 && R_2 both R_1 and R_2 hold for same number of cycles $\mathbf{G}P$ always P $[P \mathbf{U} Q]$ P until! Q $R_1 \& R_2$ both R_1 and R_2 hold, but one may finish before the other $[P \mathbf{W} Q]$ $P \; \texttt{until} \; Q$ • Actually & is not primitive (braces { and } used for grouping) \mathbf{skip} true {r1} & {r2} = {{r1} & {r2;true[*]}} | {{r1;true[*]} ** {r2}} R^* R[*] R_1 ; R_2 R_1 : R_2 R_1 ; skip; R_2 R_1 ; R_2 • SEREs can be used to improve readability of formulas, compare: always (reqin -> next(ackout -> next(!abortin -> (ackin & next ackin)))) with always {reqin;ackout;!abortin} |-> {ackin;ackin} where PSL formulas $r_1 \mid \rightarrow r_2$ defined later 1 2 SEREs in HOL PSL Foundation Language (FL) • Syntax: • Syntax : $f \,\, ::= \,\, \operatorname{Atom}(p)$ (Atomic formula) $\neg f$ $f_1 \lor f_2$ (Negation) $r ::= \operatorname{Atom}(p)$ (Atomic formula) (Disjunction) $| r_1 | r_2$ (Disjunction) next f(successor) r_1 ; r_2 (Concatenation) $\{r\}(f)$ (Suffix implication) $r_1 : r_2$ (Fusion: ITL's chop) $\{r_1\} \mid -> \{r_2\}$ (Suffix next implication) r_1 && r_2 (Length matching conjunction) $[f_1 \text{ until } f_2]$ (Until) |r[*](Repeat) Semantics Semantics: $(simplified - no \ clocking, \ weak/strong \ distinction \ omitted):$ (s ranges over states; w ranges over finite lists of states; $=\lambda\sigma. p(\sigma(0))$ $\mathtt{Atom}(p)$ "head" denotes head of a list; $\left|w\right|$ denotes the length; infix "." denotes concatenation) $\neg f$ $= \lambda \sigma. \neg (f \sigma)$ $\operatorname{Atom}(p) = \lambda w. \ p(\mathbf{head} \ w) \wedge |w| = 1$ $f_1 \vee f_2$ $= \lambda \sigma. f_1 \sigma \lor f_2 \sigma$ $r_1 \mid r_2 = \lambda w. r_1 w \lor r_2 w$ next f $= \lambda \sigma$. $f(\text{Tail 1} (\sigma))$ $\{r\}(f)$ $= \lambda \sigma. \ \exists w \ \sigma'. \ \sigma = w. \sigma' \ \land \ r \ w \ \land \ f \ \sigma'$ r_1 ; $r_2 \ = \lambda w. \; \exists w_1 \; w_2. \; w = w_1.w_2 \; \wedge \; r_1 \; w_1 \; \wedge \; r_2 \; w_2$ $\{r_1\} \hspace{0.1 in} | \hspace{-0.5 in} \text{-}\hspace{-0.5 in} \{r_2\} \hspace{0.1 in} = \lambda \sigma. \hspace{0.1 in} \exists w_1 \hspace{0.1 in} \sigma'. \hspace{0.1 in} \sigma = w_1.\sigma' \hspace{0.1 in} \wedge \hspace{0.1 in} r_1 \hspace{0.1 in} w_1 \hspace{0.1 in} \Rightarrow \hspace{0.1 in} \exists w_2 \hspace{0.1 in} \sigma''. \hspace{0.1 in} \sigma' = w_2.\sigma'' \hspace{0.1 in} \wedge \hspace{0.1 in} r_2 \hspace{0.1 in} w_2$ $r_1 \ : \ r_2 \ \ = \lambda w. \ \exists w_1 \ s \ w_2. \ w = w_1.s.w_2 \ \land \ r_1(w_1.s) \ \land \ r_2(s.w_2)$ $[f_1 \text{ until } f_2] = \lambda \sigma. \exists i. f_2(\text{Tail } i \sigma) \land \forall j. j < i \Rightarrow f_1(\text{Tail } j \sigma)$ r_1 && $r_2 = \lambda w. \; r_1 \; w \; \wedge \; r_2 \; w$ $= \lambda w. \ w = \langle \rangle \ \lor \ \exists w_1 \ \cdots \ w_l. \ w \ = w_1. \cdots . w_l \ \land \ r \ w_1 \ \land \ \cdots \ \land \ r \ w_l$ r[*]• There is also an Optional Branching Extension (OBE) • completely standard CTL: EX, E[-U-], EG etc.

4

3

Combining SEREs with LTL formulas

• Formula $\{r\}f$ means LTL formula f true after SERE r

• Example

After a sequence in which req is asserted, followed four cycles later by an assertion of grant, followed by a cycle in which abortin is not asserted, we expect to see an assertion of ack some time in the future.

• Can represent by

always {req;[*3];grant;!abortin}(eventually! ack)

• where eventually! is LTL future operator F, so:

eventually! f = [T U f] = [true until! f]

- N.B. suffix "!" denotes "strong"
 - strong/weak distinction not covered here important for dynamic checking
 gives semantics when simulator halts before an expected event occurs

5

SERE examples

• How can we modify

always {reqin;ackout;!abortin} |-> {ackin;ackin}
so that the two cycles of ackin start the cycle after !abortin?

• Two ways of doing this

always {reqin;ackout;!abortin} |-> {true;ackin;ackin}

6

always {reqin;ackout;!abortin} |=> {ackin;ackin}

• |=> is a defined operator

 ${r1} | \Rightarrow {r2} = {r1} | \Rightarrow {true; r2}$

• Note: true and T are synonyms

 $\label{eq:examples} Examples \ of \ defined \ notations: \ consecutive \ repetition$

• Define

r[+]	= {r;r[*]}					
r[*i]	$= \begin{bmatrix} - & \text{false}[*] & \text{if i=0} \\ & \\ - & \{r;r;\ldots;r\} & \text{otherwise (i repetitions of r)} \end{bmatrix}$					
r[*ij]	= ${r[*i]} {r[*(i+1)]} {r[*j]}$					
[+]	= true[+]					
[*]	= true[*]					

• Example

Whenever we have a sequence of req followed by ack, we should see a full transaction starting the following cycle. A full transaction starts with an assertion of the signal start_trans, followed by one to eight consecutive data transfers, followed by the assertion of signal end_trans. A data transfer is indicated by the assertion of signal data

always {req;ack} |=> {start_trans;data[*1..8];end_trans}

7

Fixed number of non-consecutive repetitions

• Example

Whenever we have a sequence of req followed by ack, we should see a full transaction starting the following cycle. A full transaction starts with an assertion of the signal start_trans, followed by eight not necessarily consecutive data transfers, followed by the assertion of signal end_trans. A data transfer is indicated by the assertion of signal data

• Can represent by

always {req;ack} |=>
 {start_trans;{{!data[*];data}[*8];!data[*]};end_trans}

• Define

b[= i] = { !b[*];b}[*i]; !b[*]

• Then have a nicer representation

always {req;ack} |=> {start_trans;data[= 8];end_trans}

8

Variable number of non-consecutive repetitions

• Example

Whenever we have a sequence of req followed by ack, we should see a full transaction starting the following cycle. A full transaction starts with an assertion of the signal start_trans, followed by <u>one to eight</u> not necessarily consecutive data transfers, followed by the assertion of signal end_trans. A data transfer is indicated by the assertion of signal data

• Define

 $b[=i..j] = \{b[=i]\} | \{b[=(i+1)]\} | ... | \{b[=j]\}$

• Then

always{req;ack} |=> {start_trans;data[= 1..8];end_trans}

• These examples are meant to illustrate how PSL/Sugar is much more readable than raw CTL or LTL

Clocking

- Basic idea: b@clk abstracts b on rising edges of clk
- Can clock SEREs (r@clk) and formulas (f@clk)
- Can have several clocks
- Official semantics messy due to clocking
- Can 'translate away' clocks by pushing @clk inwards
 rules given in PSL manual
 roughly: b@clk → {!clk[*];clk & b}
- Same idea as temporal abstraction: b at clk

Model checking PSL

- SEREs checked by generating a finite automaton • recall: regular expressions can be recognised by finite auto
 - recall: regular expressions can be recognised by finite automatathese automata are called "satellites"
- FL checked using standard LTL methods
- OBE checked by standard CTL methods
- Can also check formula for runs of a simulator
 this is dynamic verification
 - semantics handles possibility of finite paths messy!

11

PSL layer structure

- Boolean layer has atomic predicates
- Temporal layer has LTL (FL) and CTL (OBE) properties

10

Verification layer has commands for how to use properties
 e.g. assert, assume

12

assert	always	(!en1	& end	2))	
I.	I.		1		
- I	1		1		
- I	1			Boolean layer	c .
- I	1				
1				temporal laye	er
1					
				verification	layer

• Modelling layer has HDL constructs for specifying inputs and auxiliary hardware

PSL/Sugar summary

- Combines together LTL, ITL and CTL
- Regular expressions SEREs
- LTL Foundation Language formulas
- CTL Optional Branching Extension
- Relatively simple set of primitives + definitional extension

13

- Boolean, temporal, verification, modelling layers
- Semantics for static and dynamic verification (needs strong/weak distinction)

New Topic: Simulation or Event semantics

- HDLs use discrete event simulation
 - \bullet changes to variables \Rightarrow threads enabled
 - enabled threads executed non-deterministically
 execution of threads ⇒ more events
- Combinational thread:
 - always $Q(v_1 \text{ or } \cdots \text{ or } v_n) v := E$
 - enabled by any change to v_1, \ldots, v_n
- Positive edge triggered sequential threads:

always @(posedge clk) v := E

- enabled by \underline{clk} changing to \mathbbm{T}

- Negative edge triggered sequential threads:
 - always @(negedge clk) v := E
 - \bullet enabled by \underline{clk} changing to F

Simulation

- Given
- Given
 - a set of threads initial values for variables read or written by threads
 - a sequence of input values
 - (inputs are variables not in LHS of assignments)
- simulation algorithm \Rightarrow a sequence of states



• Simulation is non-deterministic

- Combinational threads in series
 - $in \longrightarrow f \xrightarrow{l_1} g \xrightarrow{l_2} h \longrightarrow out$

16

14

- HDL-like specification:
 - always $@(in) l_1 := f(in)$ thread T1 always $@(l_1) l_2 := g(l_1)$ thread T2 always $@(l_2)$ out $:= h(l_2)$ thread T3
- Suppose in changes to v at simulation time t
 - + T1 will become enabled and assign f(v) to l_1
 - if l_1 's value changes then T2 will become enabled (still simulation time t)
 - T2 will assign g(f(v)) to l_2
 - if l_2 's value changes then T will become enabled (still simulation time t)
 - T3 will assign h(g(f(v))) to out
 - simulation quiesces (still simulation time t)
 - Steps at same simulation time happen in δ -time
- (VHDL jargon)



