Example of current research

TCAD Newsletter - March 2010 Issue Placing you one click away from the best new CAD research!

Regular Papers

Zheng, H.; "Compositional Reachability Analysis for Efficient Modular Verification of Asynchronous Designs"

Abstract: Compositional verification is essential to address state explosion in model checking. Traditionally, an over-approximate context is needed for each individual component in a system for sound verification. This may cause state explosion for the intermediate results as well as inefficiency for abstraction refinement. This paper presents an opposite approach, a compositional reachability method, which constructs the state space of each component from an under-approximate context gradually until a counter-example is found or a fixpoint in state space is reached. This method has an additional advantage in that counter-examples, if there are any, can be found much earlier, thus leading to faster verification. Furthermore, this modular verification framework does not require complex compositional reasoning rules. The experimental results indicate that this method is promising.

URL: http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5419238&isnumber=5419222

1

Summary of CTL operators (primitive + defined)

• CTL formulas:

$\mathtt{Atom}(p)$	(Atomic formula - $p : states \rightarrow bool$)
$\neg P$	(Negation)
$P \land Q$	(Conjunction)
$P \lor Q$	(Disjunction)
$P \Rightarrow Q$	(Implication)
$\mathbf{A}\mathbf{X}P$	(All successors)
$\mathbf{EX}P$	(Some successors)
$\mathbf{AF}P$	(Somewhere – along all paths)
$\mathbf{EF}P$	(Somewhere – along some path)
AGP	(Everywhere – along all paths)
$\mathbf{EG}P$	(Everywhere – along some path)
A[P U Q]	(Until – along all paths)
$\mathbf{E}[P \ \mathbf{U} \ Q]$	(Until – along some path)
A[P W Q]	(Unless – along all paths)
$\mathbf{E}[P \ \mathbf{W} \ Q]$	(Unless – along some path)

• Say 'P holds' if $P(\mathcal{R}, s)$ for all initial states s

Example CTL formulas

• $\mathbf{EF}(Started \land \neg Ready)$

It is possible to get to a state where $\mathit{Started}$ holds but Ready does not hold

• $AG(Req \Rightarrow AFAck)$

If a request Req occurs, then it will eventually be acknowledged by Ack

 $\bullet \quad \mathbf{AG}(\mathbf{AF} DeviceEnabled)$

DeviceEnabled is always true somewhere along every path starting anywhere: i.e. *DeviceEnabled* holds infinitely often along every path

• AG(EFRestart)

From any state it is possible to get to a state for which ${\it Restart}$ holds

3

More CTL examples (1)

• $AG(Req \Rightarrow A[Req U Ack])$

If a request Req occurs, then it continues to hold, until it is eventually acknowledged

2

• $AG(Req \Rightarrow AX(A[\neg Req U Ack]))$

Whenever Req is true either it must become false on the next cycle and remains false until Ack, or Ack must become true on the next cycle

Exercise: is the AX necessary?

• $AG(Req \Rightarrow (\neg Ack \Rightarrow AX(A[Req U Ack])))$

Whenever Req is true and Ack is false then Ack will eventually become true and until it does Req will remain true

4

Exercise: is the AX necessary?

More CTL examples (2)

• AG[Enabled ⇒ AG[Start ⇒ A[¬Waiting U Ack]]]

If Enabled is ever true then if Start is true in any subsequent state then Ack will eventually become true, and until it does Waiting will be false

• AG [$\neg Req_1 \land \neg Req_2$

 $\mathbf{A} [\neg Req_1 \land \neg Req_2 \mathbf{U} (Start \land \neg Req_2)]]$

Whenever Req_1 and Req_2 are false, they remain false until Start becomes true with Req_2 still false

• $AG[Req \Rightarrow AX(Ack \Rightarrow AF \neg Req)]$

If Req is true and Ack becomes true one cycle later, then eventually Req will become false

5

Some abbreviations

- $\mathbf{AX}_i P \equiv \underbrace{\mathbf{AX}(\mathbf{AX}(\cdots(\mathbf{AX}\ P)\cdots))}_{i \text{ instances of } \mathbf{AX}}$ P is true on all paths i units of time later
- $ABF_{i..j} P \equiv AX_i \underbrace{(P \lor AX(P \lor \cdots AX(P \lor AX P) \cdots))}_{j-i \text{ instances of } AX}$

 ${\cal P}$ is true on all paths sometime between i units of time later and j units of time later

• $AG[Req \Rightarrow AX[Ack_1 \land ABF_{1..6}(Ack_2 \land A[Wait U Reply])]]$

One cycle after Req, Ack_1 should become true, and then Ack_2 becomes true 1 to 6 cycles later and then eventually Reply becomes true, but until it does Wait holds from the time of Ack_2

• More abbreviations in the 'Industry Standard' language PSL

6

CTL model checking algorithm

- A model is a relation $\mathcal R$
- A property is a CTL formula P
- Model checking: given CTL formula P compute $\{s \mid P(\mathcal{R}, s)\}$
- $P(\mathcal{R}, s_0)$ true if and only if $s_0 \in \{s \mid P(\mathcal{R}, s)\}$
- Assume set of states to be finite (infinite state model checking possible for some models)

```
Already seen how to model check reachability

AG(Atom p)(R, s) ≡ ∀s'. Reach R (Eq s) s' ⇒ p(s')

so can model check AG of atomic properties – compute:

{s' | Reach R (Eq s) s' ⇒ p(s')},

e.g. via BDD of

Reach R (Eq s) s' ⇒ p(s')
```

7

Checking EF Atom(p)

$\mathbf{EF}(\mathtt{Atom}\ p)(\mathcal{R},s)$ if p holds along some path starting at s


- Mark all the states satisfying *p*
- Repeatedly mark all the states which have at least one marked successor until no change
- $\{s \mid \mathbf{EF}(\mathtt{Atom} \ p)(\mathcal{R}, s)\}$ computed by generating:

$$\begin{array}{ll} \mathcal{S}_0 & = \{s \mid (\texttt{Atom} \ p)(\mathcal{R},s)\} \\ & = \{s \mid p(s)\} \end{array}$$

- $\mathcal{S}_{i+1} = \mathcal{S}_i \ \cup \ \{s \mid \exists s'. \ \mathcal{R}(s, s') \land s' \in \mathcal{S}_i\}$
- $\mathbf{EF}(\mathtt{Atom}\ p)$ is true in marked states and false in unmarked states
- Algorithm similar for AF(Atom p):
- repeatedly mark all the states which have all successors marked

8

- To check AF EF (Atom p):
 apply EF algorithm
 - starting with resulting marking apply AF algorithm



Symbolic model checking

- Represent sets of states with BDDs
- Represent Transition relation with a BDD
- If BDDs of $P(\mathcal{R}, s)$, $Q(\mathcal{R}, s)$ are known, then BDDs of $\neg P(\mathcal{R}, s)$ $P(\mathcal{R}, s) \land Q(\mathcal{R}, s)$ $P(\mathcal{R}, s) \lor Q(\mathcal{R}, s)$ $P(\mathcal{R}, s) \Rightarrow Q(\mathcal{R}, s)$ can be computed using standard BDD algorithms
- If BDDs of $P(\mathcal{R},s)$, $Q(\mathcal{R},s)$ are known, then BDDs of $\mathbf{AX}P(\mathcal{R},s)$, $\mathbf{EX}P(\mathcal{R},s)$, $\mathbf{A}[P \cup Q](\mathcal{R},s)$, $\mathbf{E}[P \cup Q](\mathcal{R},s)$ computed using fairly straightforward algorithms (see textbooks)
- Model checking CTL generalises iteration for reachable states (AG)

13

History of Model checking

- CTL model checking invented by Emerson, Clarke and Sifakis
- Use of BDDs to represent and compute sets of states is called *symbolic model checking*
- Independently discovered by several people: Clarke & McMillan Coudert, Berthet & Madre Pixley

http://www.kenmcmil.com/smv.html

http://nusmv.irst.itc.it/

• SMV (McMillan) is a popular symbolic model checker

http://www.cs.cmu.edu/~modelcheck/smv.html

(original)
(Cadence extension by McMillan)
(new implementation)


• Other temporal logics

- Linear temporal logic (LTL): easier to use, more complicated to check
- CTL*: combines CTL and LTL (also harder to check)
- Industrial languages PSL and SVA designed to be 'engineer friendly'

14

Expressibility of CTL

- Consider the property
- "on every path there is a point after which ${f p}$ is always true on that path"



- Property true, but cannot be expressed in CTL
 - • would need something like AF ${\cal P}$
 - where P is something like "property p true from now on"
 - but in CTL P must start with a path quantifier A or E
 so cannot talk about current path, only about all or some paths
 - AF AG (Atom p) is false (consider path s0s0s0...)


- Linear Temporal Logic (LTL)
- CTL property is a predicate on a state in a tree: $P(\mathcal{R}, s)$

16

- LTL property is a predicate on a path: $P(\sigma)$
- Syntax of LTL well-formed formulae:

$w\!f\!f$::= $\operatorname{Atom}(p)$	(Atomic formula)
$\neg wff$	(Negation)
$ wff_1 \lor wff_2$	(Disjunction)
$ \mathbf{X} wff$	(successor)
$ \mathbf{F} wff$	(sometimes)
$\mathbf{G} wff$	(always)
$ [wff_1 \mathbf{U} wff_2]$	(Until)

• Note: no path quantifiers A or E



CTL* semantics

•	• Combining state semantics of CTL with path semantics of LTL:		
	$\mathtt{Atom}(p)$	$=\lambda(\mathcal{R},s). \ p(s)$	
	$\neg S$	$= \lambda(\mathcal{R},s). \ \neg(S(\mathcal{R},s))$	
	$S_1 \vee S_2$	$=\lambda(\mathcal{R},s). \ S_1(\mathcal{R},s) \ \lor \ S_2(\mathcal{R},s)$	
	$\mathbf{A}P$	$=\lambda(\mathcal{R},s). \ \forall \sigma. \ \texttt{Path}(\mathcal{R},s)\sigma \ \Rightarrow \ P(\mathcal{R},\sigma)$	
	$\mathbf{E}P$	$=\lambda(\mathcal{R},s). \ \exists \sigma. \ \texttt{Path}(\mathcal{R},s)\sigma \ \land \ P(\mathcal{R},\sigma)$	
	${\tt PathForm}(S)$	$= \lambda(\mathcal{R}, \sigma). \ S(\mathcal{R}, \sigma(0))$	
	$\neg P$	$=\lambda(\mathcal{R},\sigma).\ \neg(P(\mathcal{R},\sigma))$	
	$P_1 \vee P_2$	$=\lambda(\mathcal{R},\sigma). \ P_1(\mathcal{R},\sigma) \ \lor \ P_2(\mathcal{R},\sigma)$	
	$\mathbf{X}P$	$=\lambda(\mathcal{R},\sigma). P(\mathcal{R}, \text{Tail } 1 \sigma)$	
	$\mathbf{F}P$	$=\lambda(\mathcal{R},\sigma). \exists m. P(\mathcal{R}, \text{Tail } m \sigma)$	
	$\mathbf{G}P$	$=\lambda(\mathcal{R},\sigma). \ \forall m. \ P(\mathcal{R}, \text{Tail} \ m \ \sigma)$	
	$[P_1 \mathbf{U} P_2]$	$= \lambda(\mathcal{R}, \sigma). \ \exists i. \ P_2(\mathcal{R}, \text{Tail} \ i \ \sigma) \ \land \ \forall j. \ j < i \ \Rightarrow \ P_1(\mathcal{R}, \text{Tail} \ j \ \sigma)$	

• Note semantics of state and path formulas have different types • $\lambda(\mathcal{R}, \underline{s})$ versus $\lambda(\mathcal{R}, \underline{\sigma})$

21

• Semantics looks simpler if we assume ${\mathcal R}$ fixed

Simplified CTL* semantics (textbook semantics)

• Let Path $s \sigma$ abbreviate Path $(\mathcal{R}, s)\sigma$, then:

 ${\tt Atom}(p)$ $= \lambda s. \ p(s)$ $\neg S$ $= \lambda s. \neg (S \ s)$ $S_1 \vee S_2$ $= \lambda s. S_1 s \lor S_2 s$ $\mathbf{A}P$ $= \lambda s. \ \forall \sigma.$ Path $s \ \sigma \ \Rightarrow \ P \ \sigma$ $\mathbf{E}P$ $= \lambda s$, $\exists \sigma$. Path $s \sigma \land P \sigma$

 $\texttt{PathForm}(S) = \lambda \sigma. \ S(p(0))$

 $\neg P$ $=\lambda\sigma.\ \neg(P\sigma)$ $P_1 \vee P_2$ $= \lambda \sigma. P_1 \sigma \lor P_2 \sigma$

 $\mathbf{X}P$ $= \lambda \sigma$. $P(\text{Tail 1 } \sigma)$ $\mathbf{F}P$ $= \lambda \sigma$. $\exists m$. $P(\text{Tail } m \sigma)$

 $\mathbf{G}P$ $= \lambda \sigma. \ \forall m. \ P(\text{Tail} \ m \ \sigma)$

 $[P_1 \mathbf{U} P_2]$ $= \lambda \sigma. \ \exists i. \ P_2(\text{Tail} \ i \ \sigma) \ \land \ \forall j. \ j < i \ \Rightarrow \ P_1(\text{Tail} \ j \ \sigma)$

22

Fairness

- May want to assume a component or the environment is 'fair'
- Example 1: fair arbiter
 - the arbiter doesn't ignore one of its requests forever
 - not every request need be granted
 - want to exclude infinite number of requests and no grant
- Example 2: reliable channel
 - no message continuously transmitted but never received • not every message need be received
 - want to exclude an infinite number of sends and no receive
- Want if P holds infinitely often along a path then so does Q
- In LTL is expressible as $\mathbf{G}(\mathbf{F} \ P) \ \Rightarrow \ \mathbf{G}(\mathbf{F} \ Q)$
- Can't say this in CTL
 - why not what's wrong with $AG(AF P) \Rightarrow AG(AF Q)$? in CTL* expressible as $A(G(F P) \Rightarrow G(F Q))$

 - fair CTL model checking is implemented in the model checking algorithm + fair LTL just needs a fairness assumption like G(F $P) \; \Rightarrow \; \cdots$
- Fairness is a tricky and subtle subject
 - several notions or fairness: 'weak fairness', 'strong fairness' etc
 - exist whole books on fairness

Propositional modal μ -calculus

- Modal μ -calculus is an even more powerful property language
- Has fixed-point operators
 - both maximal and minimal fixed points
 - model checking consists of calculating fixed points
 - many logics (e.g. CTL*) can be translated into μ -calculus
- Strictly stronger than CTL*
 - expressibility in μ-calculus strictly increases as allowed nesting increases • need fixed point operators nested 2 deep for CTL*

24

- The μ -calculus is very non-intuitive to use!
 - intermediate code rather than a practical property language • nice meta-theory and algorithms, but terrible usability!

Interval Temporal Logic (ITL)

- ITL specifies properties of intervals
- An interval is a sequence of states with a beginning and an end
- Useful for talking about 'transactions'
- ITL specifies properties of finite intervals not infinite traces
- Has an executable subset called *Tempura* suitable for simulation
- Developed by Ben Moszkowski at Stanford then here at Cambridge

25

Moszkowski is now at De Montford University

ITL (simplified and with expressions omitted)

• Syntax of ITL well-formed formulae:

- Semantics (properties are predicates on intervals):

26

 $\exists w_1 \cdots w_l. \langle s_0 \cdots s_n \rangle = w_1 \cdots w_l \land P w_1 \land \cdots \land P w_l$

Examples of ITL

Abbreviation	Meaning
$P_1; P_2$	${\cal P}_1$ holds then ${\cal P}_2$ holds (overlapping state)
P_1 ; skip; P_2	${\cal P}_1$ holds then ${\cal P}_2$ holds (no overlapping state)
\mathbf{skip} ; P	${\cal P}$ true on the next state
$\mathbf{true}; P$	${\cal P}$ sometimes true

27

 \neg true; $\neg P$ P always true

Too many logics: CTL, LTL, CTL*, ITL, ...

- Large variety of separate logics
- Can be viewed as idioms in higher order logic
- Can model complete hardware systems in higher order logic
- Can model programming languages and logics in higher order logic
- Why not dump ad hoc languages and just work in logic?
 - specialized logics support specialized specification and verification methods

28

• compact assertions developed for specific applications

Assertion-based verification (ABV)

• Claimed that assertion based verification:

- "is likely to be the next revolution in hardware design verification"
- Basic idea:
 - document designs with formal properties
 - $\bullet\,$ check properties using both simulation (dynamic) and model checking (static)
- Accellera organisation and IEEE are specifying languages
- Frequently used acronyms
 - PSL: Property Specification Language Open Verification Library (Verilog modules)
 - OVL:
 - OVA: Open Vera Language SVA: System Verilog Assertions
 - SVL: System Verilog assertion Library (SVA version of OVL)

• Problem: too many languages

- PSL from Accellera Formal Verification Technical Committee
 OVA/SVA from Accellera SystemVerilog Assertion Committee
- OVL from Accellera Open Verification Library Technical Commitee
- all Accellera committees + some new IEEE committees!
- PSL and OVA/SVA have been 'aligned'
- OVL is a checker library for dynamic property verification • currently VHDL, Verilog and PSL versions

29

• eventually PSL version golden and others derived maybe

IBM's Sugar and Accellera's PSL

- Sugar 1 is the property language of IBM's RuleBase model checker
- Sugar 1 is CTL plus Sugar Extended Regular Expressions (SEREs)
- SEREs are ITL-like constructs
- Accellera ran a competition to select a 'standard' property language
- Finalists were IBM's $\mathit{Sugar 2}$ and Motorola's CBV • Intel/Synopsys ForSpec eliminated earlier (apparently industry politics involved)
- Sugar 2 is based on LTL rather than CTL • has CTL constructs called "Optional Branching Extension" (OBE)
- has clocking constructs for temporal abstraction • Accellera purged "Sugar" from it property language • the word "Sugar" was too associated with IBM
 - language renamed to PSL • SEREs now Sequential Extended Regular Expressions
- People lobby to make PSL more like ForSpec (align with SVA)

30