


## An edge-triggered Dtype

- Register-transfer (RT) level:
  - abstract level in which devices are viewed as sequential machines
  - registers are modelled as unit-delay elements without explicit clock lines
  - used for previous multipliers
- Trace level (N.B. not standard terminology):
  - closer to HDL simulation timescale
  - clocks explicit, edges modelled
  - used for various degrees of 'temporal granularity'
- Dtype – a fine grain trace level example



1


## Specification of Dtype

**if**

- the clock **ck** has a rising edge at time  $t_1$ , and
- the next rising edge of **ck** is at  $t_2$ , and
- the value at **d** is stable for  $c_1$  units of time before  $t_1$  ( $c_1$  is the *setup time*), and
- there are at least  $c_2$  units of time between  $t_1$  and  $t_2$  ( $c_2$  constrains the *minimum clock period*)

**then**

- the value at **q** will be stable from  $c_3$  units of time after  $t_1$  ( $c_3$  is the *start time*) until  $c_4$  units of time after  $t_2$  ( $c_4$  is the *finish time*), and
- the value at **q** between the start and finish times will equal the value held stable at **d** during the setup time.



2

## Rising edges

**Notes are confused!**

- Page 43:  
 $\text{Rise}_1(f)(t) \equiv (f(t-1) = F) \wedge (f(t) = T)$
- Page 65:  
 $\text{Rise}_2(f)(t) = \neg f(t) \wedge f(t+1)$
- However:  
 $\forall f \ t. \ t > 0 \Rightarrow (\text{Rise}_1(f)(t) = \text{Rise}_2(f)(t-1))$   
 $\forall f \ t. \ t \geq 0 \Rightarrow (\text{Rise}_2(f)(t) = \text{Rise}_1(f)(t+1))$
- In Accellera standard language PSL function  $\text{Rise}_1$  is called *Rose*

3

## Some temporal operators in Higher Order Logic

- Define:  
 $\text{Next}(t_1, t_2)(f) \equiv t_1 < t_2 \wedge f(t_2) \wedge \forall t. \ t_1 < t \wedge t < t_2 \Rightarrow \neg f(t)$
- Define:  
 $\text{Stable}(t_1, t_2)(f) \equiv \forall t. \ t_1 \leq t \wedge t < t_2 \Rightarrow (f(t) = f(t_1))$
- These are raw higher order logic not temporal logic
  - various temporal logics are described later

4

## Dtype specification

- Logic specification:

$$\begin{aligned} \text{Dtype}(c_1, c_2, c_3, c_4)(d, ck, q) \equiv & \\ \forall t_1 t_2. \text{Rise}_1(ck)(t_1) \wedge & \\ \text{Next}(t_1, t_2)(\text{Rise}_1(ck)) \wedge & \\ (t_2 - t_1 > c_2) \wedge & \\ \text{Stable}(t_1 - c_1, t_1 + 1)(d) & \\ \Rightarrow & \\ (\text{Stable}(t_1 + c_3, t_2 + c_4)(q) \wedge (q(t_2) = d(t_1))) & \end{aligned}$$

- $c_1, c_2, c_3$  and  $c_4$  are timing constants
  - value depends on how the device is fabricated

- Note that

$$\text{Next}(t_1, t_2)(\text{Rise}_1(ck))$$

formed by applying

$$\text{Next}(t_1, t_2)$$


to the predicate

$$\text{Rise}_1(ck)$$

5

## Implementation

- Can implement Dtype using NAND-gates:



- Unit delay model
 
$$\text{NAND}(i_1, i_2, o) \equiv \forall t. o(t+1) = \neg(i_1(t) \wedge i_2(t))$$

$$\text{NAND3}(i_1, i_2, i_3, o) \equiv \forall t. o(t+1) = \neg(i_1(t) \wedge i_2(t) \wedge i_3(t))$$
- Note: modelling at the fine-grain time level

6

## Verification

- Dtype implementation in logic:

$$\begin{aligned} \text{Dtype\_Imp}(d, ck, q) \equiv & \\ \exists p_1 p_2 p_3 p_4 p_5. & \\ \text{NAND}(p_2, d, p_1) \wedge \text{NAND3}(p_3, ck, p_1, p_2) \wedge & \\ \text{NAND}(p_4, ck, p_3) \wedge \text{NAND}(p_1, p_3, p_4) \wedge & \\ \text{NAND}(p_3, p_5, q) \wedge \text{NAND}(q, p_2, p_5) & \end{aligned}$$

- Correctness: find  $\delta_1, \delta_2, \delta_3$  and  $\delta_4$  and prove:

$$\text{Dtype\_Imp}(d, ck, q) \Rightarrow \text{Dtype}(\delta_1, \delta_2, \delta_3, \delta_4)(d, ck, q)$$

- Hard!**

- Dtype is modelled at the trace level

- fine grain time
- explicit clock

7

## A sequential RT level example: simple parity checker

- Input  $\text{inp}$ , an output  $\text{out}$
- The  $n$ th output is T  $\Leftrightarrow$  an even number of T's input
- PARITY  $f$   $n$  iff an even number of T's in  $f(1), \dots, f(n)$ 

$$\begin{aligned} \vdash (\forall f. \text{PARITY } f \ 0 = T) \wedge & \\ (\forall n f. \text{PARITY } f \ (n+1) = \text{if } f(n+1) \text{ then } \neg \text{PARITY } f \ n \text{ else } \text{PARITY } f \ n) & \end{aligned}$$
- Specification of the parity checking device:
 
$$\forall t. \text{out } t = \text{PARITY } \text{inp } t$$
- Signals modelled as functions from numbers (times) to booleans
- Specification can be written as an equation between functions:
 
$$\text{out} = \text{PARITY } \text{inp}$$
- Intuitively clear that specification will be satisfied if:
 
$$\begin{aligned} (\text{out}(0) = T) \wedge & \\ \forall t. \text{out}(t+1) = \text{if } \text{inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else } \text{out } t & \end{aligned}$$
- Intuition can be verified by proving:
 
$$\begin{aligned} \forall \text{inp } \text{out}. & \\ (\text{out } 0 = T) \wedge (\forall t. \text{out}(t+1) = \text{if } \text{inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else } \text{out } t) & \\ \Rightarrow & \\ \forall t. \text{out } t = \text{PARITY } \text{inp } t & \end{aligned}$$

8

## Notation for writing proofs & how proof assistants work

- Write formula to be proved (the *goal*) above a dotted line
- Write assumptions (numbered) below the line
- For example, initially we start with no assumptions

```


$$\forall \text{inp out.}$$


$$(\text{out } 0 = T) \wedge$$


$$(\forall t. \text{out}(t+1) = \text{if inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else out } t) \Rightarrow$$


$$(\forall t. \text{out } t = \text{PARITY inp } t)$$

-----

```

- First step is to consider arbitrary *inp* and *out* and then to assume the antecedents of the implication and try to prove the conclusion

```


$$\forall t. \text{out } t = \text{PARITY inp } t$$

-----
0. out 0 = T
1.  $\forall t. \text{out}(t+1) = \text{if inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else out } t$ 

```

- Proof assistants let users perform *proof steps* on *proof states*
- The proofs here are derived from the HOL4 system, but other tools like ProofPower, Isabelle and PVS are based on related ideas
  - details of proof state and proof steps differ
  - in HOL and ProofPower proof steps are performed via ML functions
  - Isabelle has a declarative interface, Isar, inspired by Mizar
  - in Acl2 and PVS proof steps are performed via Lisp functions

9

## A Proof by induction

- Start with the following proof state

```


$$\forall \text{inp out.}$$


$$(\text{out } 0 = T) \wedge$$


$$(\forall t. \text{out}(t+1) = \text{if inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else out } t) \Rightarrow$$


$$(\forall t. \text{out } t = \text{PARITY inp } t)$$

-----

```

- As on previous slide, consider arbitrary *inp* and *out* and then to assume the antecedents of the implication

```


$$\forall t. \text{out } t = \text{PARITY inp } t$$

-----
0. out 0 = T
1.  $\forall t. \text{out}(t+1) = \text{if inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else out } t$ 

```

- Now do induction on *t* – this creates a proof state with two subgoals

```

out 0 = PARITY inp 0
----- [the basis of the induction]
0. out 0 = T
1.  $\forall t. \text{out}(t+1) = \text{if inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else out } t$ 

out(t+1) = PARITY inp (t+1)
----- [the step of the induction]
0. out 0 = T
1.  $\forall t. \text{out}(t+1) = \text{if inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else out } t$ 
2. out t = PARITY inp t [induction hypothesis added to assumptions]

```

10

## Next step: unfold definition of PARITY

- Recall definition of PARITY
$$\vdash (\forall f. \text{PARITY } f \ 0 = T)$$

$$\wedge$$

$$\forall n f. \text{PARITY } f \ (n+1) = \text{if } f(n+1) \text{ then } \neg \text{PARITY } f \ n \text{ else } \text{PARITY } f \ n$$
- Unfolding (rewriting with) the definition of PARITY in

```

out 0 = PARITY inp 0
----- [the basis of the induction]
0. out 0 = T
1.  $\forall t. \text{out}(t+1) = \text{if inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else out } t$ 

out(t+1) = PARITY inp (t+1)
----- [the step of the induction]
0. out 0 = T
1.  $\forall t. \text{out}(t+1) = \text{if inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else out } t$ 
2. out t = PARITY inp t

```

- Yields

```

out 0 = T
-----
0. out 0 = T
1.  $\forall t. \text{out}(t+1) = \text{if inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else out } t$ 

out(t+1) = if inp(t+1) then  $\neg \text{PARITY inp } t$  else PARITY inp t
-----
0. out 0 = T
1.  $\forall t. \text{out}(t+1) = \text{if inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else out } t$ 
2. out t = PARITY inp t

```

11

## Goal now easily proved

- Proof state from last slide

```

out 0 = T
-----
0. out 0 = T
1.  $\forall t. \text{out}(t+1) = \text{if inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else out } t$ 

out(t+1) = if inp(t+1) then  $\neg \text{PARITY inp } t$  else PARITY inp t
-----
0. out 0 = T
1.  $\forall t. \text{out}(t+1) = \text{if inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else out } t$ 
2. out t = PARITY inp t

```

- Basis: goal follows from assumption 0
- Step: substitute assumption 2 into assumption 1
- Call theorem just proved UNIQUENESS\_LEMMA

```

UNIQUENESS_LEMMA =
|-  $\forall \text{inp out.}$ 
  
$$(\text{out } 0 = T) \wedge$$

  
$$(\forall t. \text{out}(t+1) = \text{if inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else out } t) \Rightarrow$$


  
$$\forall t. \text{out } t = \text{PARITY inp } t$$


```

12

## Implementation

- Assume registers 'power up' storing F
- Thus the output at time 0 cannot be taken directly from a register
  - because the output of the parity checker at time 0 is specified to be T



13

## Components

|- ONE out =  $\forall t. \text{out } t = T$


|- NOT(inp, out) =  $\forall t. \text{out } t = \neg(\text{inp } t)$

|- MUX(sw, in1, in2, out) =  $\forall t. \text{out } t = \text{if sw } t \text{ then in1 } t \text{ else in2 } t$

|- REG(inp, out) =  $\forall t. \text{out } t = \text{if } (t=0) \text{ then F else inp}(t-1)$

14

## Implementation in HOL



|- PARITY\_IMP(inp, out) =  
 $\exists ! 11 \ 12 \ 13 \ 14 \ 15. \text{NOT}(12, 11) \wedge \text{MUX}(\text{inp}, 11, 12, 13) \wedge \text{REG}(\text{out}, 12) \wedge$   
 $\text{ONE } 14 \wedge \text{REG}(14, 15) \wedge \text{MUX}(15, 13, 14, \text{out})$

15

## Verification

- The following theorem will eventually be proved:  
 $| - \forall \text{inp out. PARITY\_IMP}(\text{inp}, \text{out}) \Rightarrow \forall t. \text{out } t = \text{PARITY inp } t$
- First prove a lemma (then theorem follows from UNIQUENESS\\_LEMMA)
- The lemma (PARITY\\_LEMMA):

$\forall \text{inp out. PARITY\_IMP}(\text{inp}, \text{out}) \Rightarrow$   
 $(\text{out } 0 = T) \wedge$   
 $\forall t. \text{out}(t+1) = \text{if inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else out } t$

- First step: **rewrite** with component definitions, **split** conjunction

$\text{out } 0 = T$   
 -----  
 0.  $\forall t. 11 \ t = \neg 12 \ t$   
 1.  $\forall t. 13 \ t = \text{if inp } t \text{ then } 11 \ t \text{ else } 12 \ t$   
 2.  $\forall t. 12 \ t = \text{if } t = 0 \text{ then F else out}(t - 1)$   
 3.  $\forall t. 14 \ t = T$   
 4.  $\forall t. 15 \ t = \text{if } t = 0 \text{ then F else } 14 \ (t - 1)$   
 5.  $\forall t. \text{out } t = \text{if } 15 \ t \text{ then } 13 \ t \text{ else } 14 \ t$   
 -----  
 $\text{out}(t+1) = \text{if inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else out } t$   
 -----  
 0.  $\forall t. 11 \ t = \neg 12 \ t$   
 1.  $\forall t. 13 \ t = \text{if inp } t \text{ then } 11 \ t \text{ else } 12 \ t$   
 2.  $\forall t. 12 \ t = \text{if } t = 0 \text{ then F else out}(t - 1)$   
 3.  $\forall t. 14 \ t = T$   
 4.  $\forall t. 15 \ t = \text{if } t = 0 \text{ then F else } 14 \ (t - 1)$   
 5.  $\forall t. \text{out } t = \text{if } 15 \ t \text{ then } 13 \ t \text{ else } 14 \ t$

16

### Proof continued

- Consider the  $t=0$  case first

```

out 0 = T
-----
0.  $\forall t. l1\ t = \neg l2\ t$ 
1.  $\forall t. l3\ t = \text{if } \text{inp } t \text{ then } l1\ t \text{ else } l2\ t$ 
2.  $\forall t. l2\ t = \text{if } t = 0 \text{ then } F \text{ else } \text{out}(t - 1)$ 
3.  $\forall t. l4\ t = T$ 
4.  $\forall t. l5\ t = \text{if } t = 0 \text{ then } F \text{ else } l4\ (t - 1)$ 
5.  $\forall t. \text{out } t = \text{if } l5\ t \text{ then } l3\ t \text{ else } l4\ t$ 

```

- Easily follows (see stuff in blue)
- Now consider  $t+1$  case

```

out(t+1) = if inp(t+1) then  $\neg(\text{out } t)$  else out t
-----
0.  $\forall t. l1\ t = \neg l2\ t$ 
1.  $\forall t. l3\ t = \text{if } \text{inp } t \text{ then } l1\ t \text{ else } l2\ t$ 
2.  $\forall t. l2\ t = \text{if } t = 0 \text{ then } F \text{ else } \text{out}(t - 1)$ 
3.  $\forall t. l4\ t = T$ 
4.  $\forall t. l5\ t = \text{if } t = 0 \text{ then } F \text{ else } l4\ (t - 1)$ 
5.  $\forall t. \text{out } t = \text{if } l5\ t \text{ then } l3\ t \text{ else } l4\ t$ 

```

- Goal is solved if left hand side,  $\text{out}(t+1)$ , is expanded using 5
 
$$\forall t. \text{out } t = \text{if } l5\ t \text{ then } l3\ t \text{ else } l4\ t$$
- See next slide ...

17

### Proof continued

- Use assumption 5 to expand blue term, but not red terms

```

out(t+1) = if inp(t+1) then  $\neg(\text{out } t)$  else out t
-----
0.  $\forall t. l1\ t = \neg l2\ t$ 
1.  $\forall t. l3\ t = \text{if } \text{inp } t \text{ then } l1\ t \text{ else } l2\ t$ 
2.  $\forall t. l2\ t = \text{if } t = 0 \text{ then } F \text{ else } \text{out}(t - 1)$ 
3.  $\forall t. l4\ t = T$ 
4.  $\forall t. l5\ t = \text{if } t = 0 \text{ then } F \text{ else } l4\ (t - 1)$ 
5.  $\forall t. \text{out } t = \text{if } l5\ t \text{ then } l3\ t \text{ else } l4\ t$ 

```

- Result is

```

(if l5 (t+1) then l3 (t+1) else l4 (t+1)) =
(if inp(t+1) then  $\neg(\text{out } t)$  else out t)
-----
0.  $\forall t. l1\ t = \neg l2\ t$ 
1.  $\forall t. l3\ t = \text{if } \text{inp } t \text{ then } l1\ t \text{ else } l2\ t$ 
2.  $\forall t. l2\ t = \text{if } t = 0 \text{ then } F \text{ else } \text{out}(t - 1)$ 
3.  $\forall t. l4\ t = T$ 
4.  $\forall t. l5\ t = \text{if } t = 0 \text{ then } F \text{ else } l4\ (t - 1)$ 
5.  $\forall t. \text{out } t = \text{if } l5\ t \text{ then } l3\ t \text{ else } l4\ t$ 

```

- Goal follows from assumptions with a bit of calculation

18

### Combining lemmas

- Call lemma just proved PARITY.LEMMA, so

```

PARITY_LEMMA =
|-  $\forall \text{inp out.}$ 
  PARITY_IMP (inp,out)  $\Rightarrow$ 
  (out 0 = T)  $\wedge$ 
   $\forall t. \text{out}(t+1) = \text{if } \text{inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else } \text{out } t$ 

```

- Recall

```

UNIQUENESS_LEMMA =
|-  $\forall \text{inp out.}$ 
  (out 0 = T)  $\wedge$ 
  ( $\forall t. \text{out}(t+1) = \text{if } \text{inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else } \text{out } t$ )
   $\Rightarrow$ 
   $\forall t. \text{out } t = \text{PARITY } \text{inp } t$ 

```


- Hence by transitivity of  $\Rightarrow$ 

$$\text{|- } \forall \text{inp out. } \text{PARITY\_IMP } (\text{inp},\text{out}) \Rightarrow \forall t. \text{out } t = \text{PARITY } \text{inp } t$$
- PARITY\_IMP used abstract registers REG
- Next: make model more concrete by using clocked Dtype

19

### Review

- Specification:  $\forall t. \text{out } t = \text{PARITY } \text{inp } t$
- Equivalent equation between functions:  $\text{out} = \text{PARITY } \text{inp}$



```

|- PARITY_IMP(inp,out) =
   $\exists l1\ l2\ l3\ l4\ l5.$ 
  NOT(l2,l1)  $\wedge$  MUX(inp,l1,l2,l3)  $\wedge$  REG(out,l2)  $\wedge$ 
  ONE l4  $\wedge$  REG(l4,l5)  $\wedge$  MUX(l5,l3,l4,out)

```


- Verification:  $\text{|- } \forall \text{inp out. } \text{PARITY\_IMP } (\text{inp},\text{out}) \Rightarrow (\text{out} = \text{PARITY } \text{inp})$

20

### An incorrect implementation of the parity checker


$\vdash (\forall f. \text{PARITY } f \ 0 = T)$   
 $\wedge$   
 $\forall n f. \text{PARITY } f \ (n+1) = \text{if } f(n+1) \text{ then } \neg \text{PARITY } f \ n \text{ else } \text{PARITY } f \ n$

- The following implementation doesn't work



### Temporal refinement


- PARITY\_IMP used abstract registers REG
- Next: make model more concrete by using clocked Dtype
- Recall the (course grained) trace level model of a Dtype:



- Need a version of Dtype that powers up storing F

$$\text{DtypeF}(ck, d, q) = (q \ 0 = F) \wedge \text{Dtype}(ck, d, q)$$


### Trace level version of the Parity device



$\text{DtypePARITY\_IMP}(ck, inp, out) =$   
 $\exists 11 \ 12 \ 13 \ 14 \ 15.$   
 $\text{NOT}(12, 11) \ \wedge$   
 $\text{MUX}(inp, 11, 12, 13) \ \wedge$   
 $\text{DtypeF}(ck, out, 12) \ \wedge$   
 $\text{ONE } 14 \ \wedge$   
 $\text{DtypeF}(ck, 14, 15) \ \wedge$   
 $\text{MUX}(15, 13, 14, out)$

### Formulating Correctness

- A mapping between time-scales:



- Define the temporal abstraction functions:

$(s \text{ when } P)(n) = \text{value of } s \text{ at the concrete time } t \text{ when } P \text{ true for } n\text{th time}$

$\vdash \text{Timeof } P \ n = \text{the concrete time } t \text{ when } P \text{ true for } n\text{th time}$

$\vdash s \text{ when } P = s \circ (\text{Timeof } P)$

- From Melham's Theorem:

$\vdash \forall ck. \text{Inf}(\text{Rise } ck) \Rightarrow$   
 $\forall d \ q. \text{DtypeF}(ck, d, q) \Rightarrow \text{REG}(d \ \text{when } (\text{Rise } ck), q \ \text{when } (\text{Rise } ck))$

- Inf P means "P true infinitely often"

$$\text{Inf } P = \forall t. \exists t'. t' > t \wedge P \ t'$$

### Digression on defining Timeof

- How do we define the temporal abstraction function:
  - $\text{Timeof } P \ n = \text{the concrete time } t_c \text{ such that } P \text{ true for } n\text{th time}$
- What if there is no time such that  $P$  true for  $n$ th time
  - for example, if  $P$  is never true
- Need to actually define:
  - $\text{Timeof } P \ n = \text{the time } t_c \text{ such that } P \text{ true for } n\text{th time, if such a time exists}$
- But then what is  $\text{Timeof } P \ n$  if no such time exists?

25

### Hilbert's epsilon-operator to the rescue

- $\epsilon x. t[x]$  is an epsilon-term
- The meaning of  $\epsilon x. t[x]$  is specified by an axiom:
 
$$\forall P. (\exists x. P \ x) \Rightarrow P(\epsilon x. P \ x)$$
- $\epsilon x. t[x]$  denotes some value,  $v$  say, such that  $t[v]$ , if  $\exists t. t[x]$
- $\epsilon x. t[x]$  denotes some arbitrary value if  $\forall t. \neg t[x]$ 
  - of the type of  $t[x]$
  - all types are assumed non-empty
- The  $\epsilon$ -operator builds the **Axiom of Choice** into the logic

26

### Definition of Timeof

- Recall the Next operator
 
$$\text{Next } t1 \ t2 \ \text{sig} = t1 < t2 \wedge \text{sig } t2 \wedge \forall t. t1 < t \wedge t < t2 \Rightarrow \neg(\text{sig } t)$$
- Define  $\text{IsTimeof } n \ \text{sig } t$  to mean “ $t$  is when  $\text{sig}$  is true for the  $n$ -th time”
 
$$(\text{IsTimeof } 0 \ \text{sig } t = (\text{sig } t \wedge \forall t'. t' < t \Rightarrow \neg(\text{sig } t')))$$

$$\wedge$$

$$(\text{IsTimeof } (n+1) \ \text{sig } t = \exists t'. \text{IsTimeof } n \ \text{sig } t' \wedge \text{Next } t' \ t \ \text{sig})$$
- Define  $\text{Timeof}$  using  $\epsilon$ -operator and  $\text{IsTimeof}$ 

$$\text{Timeof } \text{sig } n = \epsilon t. \text{IsTimeof } n \ \text{sig } t$$
- $\text{IsTimeof}$  and  $\text{Timeof}$  are higher-order total functions

27

### Temporal abstraction

- Define  $f@ck$  to be signal  $f$  abstracted on rising edges of  $ck$ 

$$|- \ f@ck = f \ \text{when } (\text{Rise } ck)$$
- Recall definition of REG
 
$$|- \ \text{REG}(\text{inp}, \text{out}) = \forall t. \ \text{out } t = \text{if } (t=0) \ \text{then } F \ \text{else } \text{inp}(t-1)$$
- It follows easily that
 
$$|- \ \text{REG}(\text{inp}, \text{out}) = (\text{out } 0 = F) \wedge \text{Del}(\text{inp}, \text{out})$$
- The properties below also follow (why?)
 
$$|- \ \text{Inf}(\text{Rise } ck) \Rightarrow \text{DtypeF}(ck, d, q) \Rightarrow \text{REG}(d@ck, q@ck)$$

$$|- \ \text{MUX}(\text{switch}, i1, i2, \text{out})$$

$$\Rightarrow$$

$$\text{MUX}(\text{switch}@ck, i1@ck, i2@ck, \text{out}@ck)$$

$$|- \ \text{NOT}(\text{inp}, \text{out}) \Rightarrow \text{NOT}(\text{inp}@ck, \text{out}@ck)$$

$$|- \ \text{ONE } \text{out} \Rightarrow \text{ONE}(\text{out}@ck)$$
- Hint:  $\vdash \forall f. (\forall x. P(x)) \Rightarrow (\forall x. P(f(x)))$  take  $f = x \mapsto x@ck$

28

### Cycle and trace versions

- Compare

```

|- PARITY_IMP(inp,out) =
  ∃!1 12 13 14 15.
  NOT(12,11) ∧ MUX(inp,11,12,13) ∧ REG(out,12) ∧
  ONE 14      ∧ REG(14,15)      ∧ MUX(15,13,14,out)

|- DtypePARITY_IMP(ck,inp,out) =
  ∃!1 12 13 14 15.
  NOT(12,11) ∧ MUX(inp,11,12,13) ∧ DtypeF(ck,out,12) ∧
  ONE 14      ∧ DtypeF(ck,14,15) ∧ MUX(15,13,14,out)
  
```

- Hence by implications on previous slide

```

|- Inf(Rise ck)
  ⇒
  DtypePARITY_IMP(ck,inp,out) ⇒ PARITY_IMP(inp@ck, out@ck)
  
```

- use  $(A \Rightarrow B) \wedge (\dots A \dots) \Rightarrow (\dots B \dots)$
- then use  $(A \Rightarrow B) \wedge (\exists l. A) \Rightarrow (\exists l. B)$
- then use  $(\exists l. \dots l \text{ on } ck \dots) \Rightarrow (\exists l. \dots l \dots)$

### Trace level verification

- Proved earlier

```
|- ∀inp out. PARITY_IMP(inp,out) ⇒ ∀t. out t = PARITY inp t
```

- Specialising inp to inp@ck and out to out@ck

```

|- PARITY_IMP(inp@ck, out@ck)
  ⇒
  ∀t. (out@ck) t = PARITY (inp@ck) t
  
```

- From previous slide

```

|- Inf(Rise ck)
  ⇒
  DtypePARITY_IMP(ck,inp,out) ⇒ PARITY_IMP(inp@ck, out@ck)
  
```

- Hence, by transitivity of  $\Rightarrow$


```


|- Inf(Rise ck)
  ⇒
  DtypePARITY_IMP(ck,inp,out)
  ⇒
  ∀t. (out@ck) t = PARITY (inp@ck) t
  
```


- This is a typical correctness result using temporal abstraction


### NEW TOPIC: modelling transistors

- Recall simple switch model of CMOS


 $\vdash \text{Ptran}(g, s, d) = (\neg g \Rightarrow (d = s))$


 $\vdash \text{Ntran}(g, s, d) = (g \Rightarrow (d = s))$



 $\vdash \text{Gnd } g = (g = F)$


 $\vdash \text{Pwr } p = (p = T)$

- This is the so-called *switch model* of CMOS.

### The simple adder example

- This example shows non-obvious examples can be analysed



```


Add1(a,b,cin,sum,cout) =
  ∃p0 p1 p2 p3 p4 p5 p6 p7 p8 p9 p10 p11.
  Ptran(p1,p0,p2) ∧ Ptran(cin,p0,p3) ∧ Ptran(b,p2,p3) ∧
  Ptran(a,p2,p4) ∧ Ptran(p1,p3,p4) ∧ Ntran(a,p4,p5) ∧
  Ntran(p1,p4,p6) ∧ Ntran(b,p5,p6) ∧ Ntran(p1,p5,p11) ∧
  Ntran(cin,p6,p11) ∧ Ptran(a,p0,p7) ∧ Ptran(b,p0,p7) ∧
  Ptran(a,p0,p8) ∧ Ptran(cin,p7,p1) ∧ Ptran(b,p8,p1) ∧
  Ntran(cin,p1,p9) ∧ Ntran(b,p1,p10) ∧ Ntran(a,p9,p11) ∧
  Ntran(b,p9,p11) ∧ Ntran(a,p10,p11) ∧ Pwr(p0) ∧
  Ptran(p4,p0,sum) ∧ Ntran(p4,sum,p11) ∧ Gnd(p11) ∧
  Ptran(p1,p0,cout) ∧ Ntran(p1,cout,p11)
  
```

```
|- Add1(a,b,cin,sum,cout) = (2 * Bv cout + Bv sum = Bv a + Bv b + Bv cin)
```



### Problems with simple switch model

- Compare





- Equivalent in simple switch model!


33

### How transistors work

- Transistors conduct if there is a big enough voltage difference,  $V_{TH}$  say, between gate and source/drain




- If  $V_g = V_a$  there is a voltage drop of about  $V_{TH}$
- Example: 'hi' is 5v, 'low' is 0v



- Weak output may not be able to switch transistors

34

### What happens in the Simple Switch Model



- From the definitions

| -  $\forall p. \text{Pwr } p = (p = T)$

| -  $\forall g \ a \ b. \text{Ntran } (g, a, b) = g \Rightarrow (a = b)$

| -  $\forall \text{out. Bad out} = \exists i1 \ i2. \text{Pwr } i1 \wedge \text{Ntran } (i1, i1, i2) \wedge \text{Ntran } (i2, i2, \text{out})$


- It follows that

| -  $\forall \text{out. Bad out} = \text{out}$

35

### Consider two Xors when both inputs are F

- Compare




- Bad design has **weak** output
- Good design has **strong** output
- Need a better model to distinguish the designs


36

**Difference switching model (Mike Fourman)**

- Don't identify boolean values and signal values
- Consider a type of values containing Hi, Lo and other values




$$\text{Ntran}(g,a,b) = ((g=\text{Hi}) \wedge (a=\text{Lo}) \Rightarrow (b=\text{Lo})) \wedge ((g=\text{Hi}) \wedge (b=\text{Lo}) \Rightarrow (a=\text{Lo}))$$




$$\text{Ptran}(g,a,b) = ((g=\text{Lo}) \wedge (a=\text{Hi}) \Rightarrow (b=\text{Hi})) \wedge ((g=\text{Lo}) \wedge (b=\text{Hi}) \Rightarrow (a=\text{Hi}))$$


**More compact definitions**



$$\text{Ntran}(g,a,b) = (g=\text{Hi}) \Rightarrow ((a=\text{Lo}) = (b=\text{Lo}))$$




$$\text{Ptran}(g,a,b) = (g=\text{Lo}) \Rightarrow ((a=\text{Hi}) = (b=\text{Hi}))$$




this is now equivalent to  $\neg(\text{out} = \text{Lo})$

**Good and bad Xors now distinguished**




$$\begin{aligned} & ((i1=\text{Hi}) \wedge (i2=\text{Hi}) \Rightarrow (o = \text{Lo})) \wedge \\ & ((i1=\text{Hi}) \wedge (i2=\text{Lo}) \Rightarrow (o = \text{Hi})) \wedge \\ & ((i1=\text{Lo}) \wedge (i2=\text{Hi}) \Rightarrow \neg(o = \text{Lo})) \wedge \\ & ((i1=\text{Lo}) \wedge (i2=\text{Lo}) \Rightarrow \neg(o = \text{Hi})) \end{aligned}$$



$$\begin{aligned} & ((i1=\text{Hi}) \wedge (i2=\text{Hi}) \Rightarrow (o = \text{Lo})) \wedge \\ & ((i1=\text{Hi}) \wedge (i2=\text{Lo}) \Rightarrow (o = \text{Hi})) \wedge \\ & ((i1=\text{Lo}) \wedge (i2=\text{Hi}) \Rightarrow (o = \text{Hi})) \wedge \\ & ((i1=\text{Lo}) \wedge (i2=\text{Lo}) \Rightarrow (o = \text{Lo})) \end{aligned}$$


**Earlier examples still work**



- Define
  - Strong v = ((v = Hi) ∨ (v = Lo))
  - (TBv Hi = 1) ∧ (TBv Lo = 0)
  - TAddiSpec(a,b,cin,sum,cout) = (2\*(TBv cout) + TBv sum = TBv a + TBv b + TBv cin)


- Then it follows that
  - Strong a ∧ Strong b ∧ Strong cin
  - ⇒ TAddiImp(a,b,cin,sum,cout) ⇒ TAddiSpec(a,b,cin,sum,cout) ∧ Strong sum ∧ Strong cout

### Sequential shift register




- Switch models only allow us to deduce  
 $(ph1=Hi) \wedge (ph2=Hi) \Rightarrow ((in=Hi) \Rightarrow (out=Hi)) \wedge ((in=Lo) \Rightarrow (out=Lo))$
- Actual behaviour is a shift register
  - for simplicity **threshold effects ignored** in what follows

### Phase 1: ph1=Hi and ph2=Lo




### Phase 2: ph1=Lo and ph2=Hi




$$\begin{aligned}
 &(ph1\ t = Hi) \wedge (ph2\ t = Lo) \wedge \\
 &(ph1(t+1) = Lo) \wedge (ph2(t+1) = Hi) \\
 \Rightarrow &(out(t+1) = in\ t)
 \end{aligned}$$

### Phase 3: ph1=Hi and ph2=Lo



$$\begin{aligned}
 &(ph1\ t = Hi) \wedge (ph2\ t = Lo) \wedge \\
 &(ph1(t+1) = Lo) \wedge (ph2(t+1) = Hi) \wedge \\
 &(ph1(t+2) = Hi) \wedge (ph2(t+2) = Lo) \\
 \Rightarrow &(out(t+2) = in\ t)
 \end{aligned}$$


### Phase 4: ph1=Lo and ph2=Hi



$(\text{ph1}(t+2) = \text{Hi}) \wedge (\text{ph2}(t+2) = \text{Lo}) \wedge$   
 $(\text{ph1}(t+3) = \text{Lo}) \wedge (\text{ph2}(t+3) = \text{Hi})$   
 $\Rightarrow$   
 $(\text{out}(t+3) = \text{in}(t+2))$

45

### Characterisation of behaviour



$(\text{ph1 } t = \text{Hi}) \wedge (\text{ph2 } t = \text{Lo}) \wedge$   
 $(\text{ph1}(t+1) = \text{Lo}) \wedge (\text{ph2}(t+1) = \text{Hi})$   
 $\Rightarrow$   
 $(\text{out}(t+1) = \text{in } t)$   
  
 $(\text{ph1 } t = \text{Hi}) \wedge (\text{ph2 } t = \text{Lo}) \wedge$   
 $(\text{ph1}(t+1) = \text{Lo}) \wedge (\text{ph2}(t+1) = \text{Hi}) \wedge$   
 $(\text{ph1}(t+2) = \text{Hi}) \wedge (\text{ph2}(t+2) = \text{Lo})$   
 $\Rightarrow$   
 $(\text{out}(t+2) = \text{in } t)$

- out(t+3) value follows by  $t \mapsto t+2$  in first property

46

### Unidirectional sequential model

- Four values: Hi, Lo, Fl ('floating'), X (unknown/error)

$\text{|- } \neg(\text{Hi} = \text{Lo}) \wedge \neg(\text{Lo} = \text{Hi}) \wedge$   
 $\neg(\text{Hi} = \text{Fl}) \wedge \neg(\text{Fl} = \text{Hi}) \wedge$   
 $\neg(\text{Lo} = \text{Fl}) \wedge \neg(\text{Fl} = \text{Lo})$

$\text{|- Strong } v = ((v = \text{Hi}) \vee (v = \text{Lo}))$

$\text{|- Float } v = (v = \text{Fl})$


- Join operator: U

$\text{|- } v1 \text{ U } v2 = \text{if Strong } v1 \wedge \text{Float } v2$   
 $\text{then } v1 \text{ else}$   
 $\text{if Float } v1 \wedge \text{Strong } v2$   
 $\text{then } v2 \text{ else}$   
 $\text{if Float } v1 \wedge \text{Float } v2$   
 $\text{then Fl else X}$

$\text{|- Join}(i1, i2, \text{out}) = \forall t. \text{out } t = (i1 \ t) \text{ U } (i2 \ t)$

47


### Signals are functions of time



$\text{|- Join}(i1, i2, \text{out}) = \forall t. \text{out } t = (i1 \ t) \text{ U } (i2 \ t)$

$\text{|- Pwr out} = \forall t. \text{out } t = \text{Hi}$


$\text{|- Gnd out} = \forall t. \text{out } t = \text{Lo}$




$\text{|- Cap}(i, \text{out}) = \forall t. \text{out } t = \text{if Strong}(i \ t) \text{ then } i \ t \text{ else}$   
 $\text{if } t=0 \text{ then X else}$   
 $\text{if Float}(i \ t) \wedge \text{Strong}(i(t-1)) \text{ then } i(t-1)$   
 $\text{else Fl}$

48

### Unidirectional sequential transistor models




$\vdash$  Nswitch( $g,i,out$ ) =  $\forall t$ . out  $t$  = if  $g\ t = Hi$  then  $i\ t$  else  
if ( $g\ t = Lo$ )  $\vee$  ( $i\ t = Fl$ ) then Fl  
else X



$\vdash$  Pswitch( $g,i,out$ ) =  $\forall t$ . out  $t$  = if  $g\ t = Lo$  then  $i\ t$  else  
if ( $g\ t = Hi$ )  $\vee$  ( $i\ t = Fl$ ) then Fl  
else X


### Sequential shift register model



$\vdash$  ShiftReg( $i,out,ph1,ph2$ ) =  
 $\exists$  11 12 13 14 15 16 17 18 19 110 111 112 113.  
Nswitch( $ph1,i,11$ )  $\wedge$  Cap(11,12)  $\wedge$   
Pwr 13  $\wedge$  Pswitch(12,13,14)  $\wedge$  Nswitch(12,16,15)  $\wedge$  Gnd 16  $\wedge$   
Join(14,15,17)  $\wedge$  Nswitch( $ph2,17,18$ )  $\wedge$  Cap(18,19)  $\wedge$   
Pwr 110  $\wedge$  Pswitch(19,110,111)  $\wedge$  Nswitch(19,113,112)  $\wedge$  Gnd 113  $\wedge$   
Join(111,112,out)

- Lots more state variables than in combinational switch model!

### Correctness of sequential shift register model




$\vdash$  ShiftReg( $in,out,ph1,ph2$ )  $\wedge$  Strong( $in\ t$ )  $\wedge$   
( $ph1\ t = Hi$ )  $\wedge$  ( $ph2\ t = Lo$ )  $\wedge$   
( $ph1(t+1) = Lo$ )  $\wedge$  ( $ph2(t+1) = Hi$ )  
 $\Rightarrow$   
(out( $t+1$ ) = in  $t$ )

$\vdash$  ShiftReg( $in,out,ph1,ph2$ )  $\wedge$  Strong( $in\ t$ )  $\wedge$   
( $ph1\ t = Hi$ )  $\wedge$  ( $ph2\ t = Lo$ )  $\wedge$   
( $ph1(t+1) = Lo$ )  $\wedge$  ( $ph2(t+1) = Hi$ )  $\wedge$   
( $ph1(t+2) = Hi$ )  $\wedge$  ( $ph2(t+2) = Lo$ )  
 $\Rightarrow$   
(out( $t+2$ ) = in  $t$ )

### A model of NMOS


- Need a new component: pullup



$\vdash$  Pu( $i,out$ ) =  $\forall t$ . out  $t$  = if Float( $i\ t$ ) then Hi else  $i\ t$

- If  $i$  is strong then out =  $i$
- If  $i$  is floating then out = Hi

### NMOS inverter




```

|- Inv(i,out) =
  ∃!1 12 13.
  Cap(i, 11) ∧ Gnd 12 ∧ Nswitch(11,12,13) ∧ Pu(13,out)

|- Inv(i,out)
  ⇒
  ((i t = Hi) ⇒ (out t = Lo)) ∧
  ((i t = Lo) ⇒ (out t = Hi)) ∧
  ((i(t+1) = Fl) ⇒ (((i t = Hi) ⇒ (out(t+1) = Lo))
    ∧
    ((i t = Lo) ⇒ (out(t+1) = Hi))))
  
```

53

### Four phase NMOS shift register




```

|- FourPhaseShiftReg(i,out,ph1,ph2,ph3,ph4)
  ∧ Strong(i(t+1))
  ∧ (ph1 t = Hi) ∧ (ph2 t = Lo) ∧ (ph3 t = Lo) ∧ (ph4 t = Lo)
  ∧ (ph1(t+1)=Lo) ∧ (ph2(t+1)=Hi) ∧ (ph3(t+1)=Lo) ∧ (ph4(t+1)=Lo)
  ∧ (ph1(t+2)=Lo) ∧ (ph2(t+2)=Lo) ∧ (ph3(t+2)=Hi) ∧ (ph4(t+2)=Lo)
  ∧ (ph1(t+3)=Lo) ∧ (ph2(t+3)=Lo) ∧ (ph3(t+3)=Lo) ∧ (ph4(t+3)=Hi)
  ⇒
  (out(t+3) = i(t+1))
  
```

54

### Phase 1 (precharge internal node)

Colour scheme: Hi, Lo, Fl; threshold effects ignored




$(ph1 t = Hi) \wedge (ph2 t = Lo) \wedge (ph3 t = Lo) \wedge (ph4 t = Lo)$

55

### Phase 2 (input Lo, retain precharge)

Colour scheme: Hi, Lo, Fl and dotted means precharge




$(ph1(t+1)=Lo) \wedge (ph2(t+1)=Hi) \wedge (ph3(t+1)=Lo) \wedge (ph4(t+1)=Lo)$

$(i(t+1) = Lo)$

56

Phase 3 (precharge out, internal node retains value)




$$(ph1(t+2)=Lo) \wedge (ph2(t+2)=Lo) \wedge (ph3(t+2)=Hi) \wedge (ph4(t+2)=Lo)$$

$$(out(t+2) = Hi)$$

57

Phase 4 (kill precharge)




$$(ph1(t+3)=Lo) \wedge (ph2(t+3)=Lo) \wedge (ph3(t+3)=Lo) \wedge (ph4(t+3)=Hi)$$

$$(out(t+3) = Lo)$$

58

Phase 1 (precharge internal node)




$$(ph1\ t = Hi) \wedge (ph2\ t = Lo) \wedge (ph3\ t = Lo) \wedge (ph4\ t = Lo)$$

- out retains previous value

59

Phase 2 (input Hi, kill precharge)




$$(ph1(t+1)=Lo) \wedge (ph2(t+1)=Hi) \wedge (ph3(t+1)=Lo) \wedge (ph4(t+1)=Lo)$$

$$(i(t+1) = Hi)$$

60


Phase 3 (precharge out, internal node retains value)



$$(ph1(t+2)=Lo) \wedge (ph2(t+2)=Lo) \wedge (ph3(t+2)=Hi) \wedge (ph4(t+2)=Lo)$$

61

Phase 4 (out retains precharge)




$$(ph1(t+3)=Lo) \wedge (ph2(t+3)=Lo) \wedge (ph3(t+3)=Lo) \wedge (ph4(t+3)=Hi)$$

$$out(t+3) = Hi$$

62

Four phase NMOS shift register model




```

|- FourPhaseShiftReg(i,out,ph1,ph2,ph3,ph4) =
  ∃l1 12 13 14 15 16 17 18 19 l10 l11.
    Nswitch(ph1,ph1,l1) ∧ Nswitch(i,l3,l2) ∧ Nswitch(ph2,ph1,l3) ∧
    Join(l1,l2,l4) ∧ Cap(l4,l5) ∧ Cap(l5,l6) ∧ Cap(l6,l7) ∧
    Nswitch(ph3,ph3,l8) ∧ Nswitch(l7,l10,l9) ∧ Nswitch(ph4,ph3,l10) ∧
    Join(l8,l9,l11) ∧ Cap(l11,out)
  
```

63

Conclusions

- Simple switch model good for sanity checking
  - won't catch threshold errors
  - purely combinational
- Threshold switch model catches threshold errors
  - proofs a bit harder (not much)
- Sequential models of dubious electrical validity
  - but they can sanity check functional correctness of designs
  - can handle subtle circuits



```

|- FourPhaseShiftReg(in,out,ph1,ph2,ph3,ph4)
  ∧ Strong(in(t+1))
  ∧ (ph1 t =Hi) ∧ (ph2 t =Lo) ∧ (ph3 t =Lo) ∧ (ph4 t =Lo)
  ∧ (ph1(t+1)=Lo) ∧ (ph2(t+1)=Hi) ∧ (ph3(t+1)=Lo) ∧ (ph4(t+1)=Lo)
  ∧ (ph1(t+2)=Lo) ∧ (ph2(t+2)=Lo) ∧ (ph3(t+2)=Hi) ∧ (ph4(t+2)=Lo)
  ∧ (ph1(t+3)=Lo) ∧ (ph2(t+3)=Lo) ∧ (ph3(t+3)=Lo) ∧ (ph4(t+3)=Hi)
  ⇒ (out(t+3) = in(t+1))
  
```

64



### An earlier slide on Hoare logic for hardware

- Would like a generalised Hoare Logic specification:
  - ⊢ *{If environment ensures always that: DONE=0 ⇒ Load=0 and if Load is set to 1 when: In1 = x ∧ In2 = y}*
  - FOREVER
  - IF Load=1
  - THEN X:=In1; Y:=In2; DONE:=0; R:=X; Q:=0
  - ELSE IF Y≤R THEN R:=R-Y; Q:=Q+1
  - ELSE DONE:=1

*{Then x and y will be stored into X and Y and on the next cycle DONE will be set to 0 and sometime later DONE will be set to 1 and X and Y won't change until DONE is set to 1 and when DONE goes to 1 we have: x = R + y×Q}*
- Stuff in red needs **Temporal Logic**

65

### Specification and Verification II

#### DONE SO FAR:

- Higher-order logic used directly for specification and verification
  - various abstraction levels from transistors to high-level behaviour

#### COMING NEXT:

- Temporal logic
  - various constructs and time models: CTL, LTL
  - the 'Industry Standard' logic PSL
  - semantics via a shallow embedding in higher order logic
  - overview key ideas for model checking temporal logic properties
- Simulation (Verilog, VHDL) compared with formal verification

66

### Aside: finding bugs *versus* providing assurance

Formal verification based debugging	Proof of correctness
proof failure ⇒ bugs	proof success ⇒ assurance
practical for real code	expensive and often impractical
unsound models OK	needs high fidelity models
unsafe implementation methods OK	important to use trustworthy tools

- A bug is a bug no matter how found!
- Assurance mainly supported by certification agencies
  - safety and security critical systems
- Companies (Intel, AMD, MS) mostly use FV for debugging
- **A current research goal:** adapt bug-finding verification methods for correctness assurance
  - validate models used for debugging
  - deductive (hence sound) implementations of known verification methods

67

### NEW TOPIC: Model Checking


- Models as state transition systems
- Reachability properties
- Counterexamples (used for debugging)
- Binary Decision Diagrams – BDDs
- Symbolic reachability checking
- A general property language: CTL
- Semantics in HOL (shallow embedding)
- Examples of CTL properties
- Overview of model checking (explicit state and symbolic)
- Linear Temporal Logic (LTL)
- Expressibility, CTL\*
- Interval Temporal Logic (ITL)
- Accellera Property Specification Language (Sugar/PSL)

68

Models are expressed as State Transition Systems

- Set of states: type *states*
- Set of initial states: predicate  $\mathcal{B}$ 
  - $\mathcal{B} : states \rightarrow bool$
  - $\mathcal{B} s$  means  $s$  is an initial state
- State transition relation:  $\mathcal{R}$ 
  - $\mathcal{R} : states \times states \rightarrow bool$
  - $\mathcal{R}(s, s')$  means  $s'$  a successor to  $s$

$\mathcal{R}$  defines a **branching time** model



Example: single state machine

- State transition function:  $\delta$ 
  - $\delta : states \times inputs \rightarrow states$
- Define state transition relation:
  - $\mathcal{R}(s, s') = \exists inp. s' = \delta(s, inp)$
- Deterministic machine:
  - non-deterministic transition relation
  - existential quantification over inputs
  - so called "input non-determinism"

Example:  $n$  machines in parallel

- Assume  $n$  state variables
  - $states = states_1 \times \dots \times states_n$
  - $\vec{v} = (v_1, \dots, v_n)$
- Assume  $n$  transition functions
  - $\delta_i : states \times inputs \rightarrow states_i \quad (1 \leq i \leq n)$
- Note: each machine  $\delta_i$  reads **all** inputs and states
- An  $\mathcal{R}$ -step is a non-deterministically chosen step of one machine
  - $\mathcal{R}(\vec{v}, \vec{v}') =$ 
    - $\exists inp.$
    - $v'_1 = \delta_1(\vec{v}, inp) \wedge v'_2 = v_2 \wedge \dots \wedge v'_n = v_n$
    - $\vee$
    - $v'_1 = v_1 \wedge v'_2 = \delta_2(\vec{v}, inp) \wedge \dots \wedge v'_n = v_n$
    - $\vee$
    - $\vdots$
    - $\vee$
    - $v'_1 = v_1 \wedge v'_2 = v_2 \wedge \dots \wedge v'_n = \delta_n(\vec{v}, inp)$
- Asynchronous parallel composition

### Explicit state property checking

- Goal: check some property  $P$  holds of all reachable states
  - e.g.  $P(s)$  means  $s$  has no errors
- Represent sets of states somehow
- Start with  $S_0 = \{s \mid \mathcal{B} s\}$
- Iteratively compute with  $S_{n+1} = S_n \cup \{s \mid \exists u. u \in S_n \wedge \mathcal{R}(u, s)\}$
- Note  $S_0 \subseteq S_1 \subseteq S_2 \subseteq \dots$ 
  - if finite number of states then eventually reach an  $n$  such that  $S_n = S_{n+1}$
  - so  $S_n$  is set of reachable states
- Now check  $P(s)$  for every reachable  $s$  (i.e. for every  $s \in S_n$ )

73


### Symbolic approach: representing sets as formulas

- Set  $\{b_1, b_2, \dots, b_n\}$  represented by formula  $v = b_1 \vee v = b_2 \vee \dots \vee v = b_n$ 
  - $b_1, b_2, \dots, b_n$  are truth-values (i.e. T or F)
  - $v$  is a boolean variable
  - $b \in \{b_1, b_2, \dots, b_n\}$  if and only if  $\vdash (v = b_1 \vee v = b_2 \vee \dots \vee v = b_n)[b/v]$
- A set of states  $\{(b_{11}, \dots, b_{1m}), \dots, (b_{n1}, \dots, b_{nm})\}$  is represented by a formula with  $m$  boolean variables:  $(v_1 = b_{11} \wedge \dots \wedge v_m = b_{1m}) \vee \dots \vee (v_1 = b_{n1} \wedge \dots \wedge v_m = b_{nm})$
- To test if  $(b_1, \dots, b_m)$  is in the set, just evaluate the formula with  $v_1 = b_1, \dots, v_m = b_m$ , i.e. evaluate:  $((v_1 = b_{11} \wedge \dots \wedge v_m = b_{1m}) \vee \dots \vee (v_1 = b_{n1} \wedge \dots \wedge v_m = b_{nm}))[b_1, \dots, b_m](v_1, \dots, v_m)$

74

### Transition relations as Boolean Formulas

- Part of a handshake circuit (model at cycle level – registers are unit delays)



- Primed variables ( $dreq', q0', dack'$ ) represent 'next state'
- Transition relation is:  $(q0' = dreq) \wedge (dack' = dreq \wedge (q0 \vee (\neg q0 \wedge dack)))$
- Transition relation equivalent to:  $(q0' = dreq) \wedge (dack' = dreq \wedge (q0 \vee dack))$
- Define  $\mathcal{R}_{\text{RECEIVER}}$  by:  $\mathcal{R}_{\text{RECEIVER}}((dreq, q0, dack), (dreq', q0', dack')) = (q0' \Leftrightarrow dreq) \wedge (dack' \Leftrightarrow dreq \wedge (q0 \vee dack))$
- $dreq'$  unconstrained, hence non-determinism

75

### Symbolic reachability: sets of states are formulas

- Condition for a state  $s$  to be reachable in one  $\mathcal{R}$ -step from a state in  $\mathcal{B}$ :  $\exists u. \mathcal{B} u \wedge \mathcal{R}(u, s)$
- Define  $\text{ReachBy } n \mathcal{R} \mathcal{B}$  to be set of states reachable in at most  $n$  steps:
  - $\vdash \text{ReachBy } 0 \mathcal{R} \mathcal{B} s = \mathcal{B} s$
  - $\vdash \text{ReachBy } (n+1) \mathcal{R} \mathcal{B} s = \text{ReachBy } n \mathcal{R} \mathcal{B} s \vee \exists u. \text{ReachBy } n \mathcal{R} \mathcal{B} u \wedge \mathcal{R}(u, s)$
- Reachable states are states reachable in a finite number of steps:  $\vdash \text{Reach } \mathcal{R} \mathcal{B} s = \exists n. \text{ReachBy } n \mathcal{R} \mathcal{B} s$
- Key property (equality between predicates represents set equality):  $\vdash (\text{ReachBy } n \mathcal{R} \mathcal{B} = \text{ReachBy } (n+1) \mathcal{R} \mathcal{B}) \Rightarrow (\text{Reach } \mathcal{R} \mathcal{B} = \text{ReachBy } n \mathcal{R} \mathcal{B})$


76

### Represent formulas as Binary Decision Diagrams

- Reduced Ordered Binary Decision Diagrams (ROBDDs or BDDs for short) are a data-structure for representing Boolean formulas
- Key features:
  - canonical (given a variable ordering)
  - efficient to manipulate
- Variables:  $v = \text{if } v \text{ then } 1 \text{ else } 0$  and  $\neg v = \text{if } v \text{ then } 0 \text{ else } 1$
- Example: BDDs of variable  $v$  and  $\neg v$




- Example: BDDs of  $v_1 \wedge v_2$  and  $v_1 \vee v_2$




### More BDD examples

- BDD of  $v_1 = v_2$




- BDD of  $v_1 \neq v_2$



### BDD of a transition relation

- BDDs of  $(v_1' = (v_1 = v_2)) \wedge (v_2' = (v_1 \oplus v_2))$  with two different variable orderings



- Exercise: draw BDD of  $\mathcal{R}_{\text{RECEIVER}}$

### Standard BDD operations


- If formulas  $f_1, f_2$  represent sets  $s_1, s_2$ , respectively then  $f_1 \wedge f_2, f_1 \vee f_2$  represent  $s_1 \cap s_2, s_1 \cup s_2$  respectively
- Standard algorithms can compute boolean operation on BDDs.
- If  $f(x)$  represents  $\{x \mid \mathcal{B}(x)\}$  and  $g(s, s')$  represents  $\{(s, s') \mid \mathcal{R}(s, s')\}$  then  $\exists u. f(u) \wedge g(u, s)$  represents  $\{s \mid \exists u. \mathcal{R}(u, s)\}$
- Exist algorithm to compute BDD of  $\exists u. h(u, v)$  from BDD of  $h(u, v)$ 
  - BDD of  $\exists u. h(u, v)$  is BDD of  $h(\mathbf{T}, v) \vee h(\mathbf{F}, v)$
- Given a BDD representing formula  $f$  with free variables  $v_1, \dots, v_n$  there exists an algorithm to find truth-values  $b_1, \dots, b_n$  such that if  $v_1 = b_1, \dots, v_n = b_n$  then  $f$  evaluates to **T**
  - $b_1, \dots, b_n$  is a satisfying assignment (solution to SAT problem)
  - $f[(b_1, \dots, b_n)/(v_1, \dots, v_n)]$  evaluates to **T**
  - used for counterexample generation (see later)

## Reachable States via BDDs

- Represent  $\mathcal{R}(s, s')$  and  $\mathcal{B} s$  as BDDs
- Iteratively compute BDDs of  $\mathcal{S}_0 s, \mathcal{S}_1 s, \mathcal{S}_2 s$  etc:
 
$$\begin{aligned} \mathcal{S}_0 s &= \mathcal{B} s \\ \mathcal{S}_1 s &= \mathcal{S}_0 s \vee \exists u. \mathcal{S}_0 u \wedge \mathcal{R}(u, s) \\ \mathcal{S}_2 s &= \mathcal{S}_1 s \vee \exists u. \mathcal{S}_1 u \wedge \mathcal{R}(u, s) \\ &\vdots \\ \mathcal{S}_{n+1} s &= \mathcal{S}_n s \vee \exists u. \mathcal{S}_n u \wedge \mathcal{R}(u, s) \end{aligned}$$
- BDD of  $\exists u. \mathcal{S}_i u \wedge \mathcal{R}(u, s)$  computed by:
 
$$\exists u. (\mathcal{S}_i s)[u/s] \wedge \mathcal{R}(s, s')[(u, s)/(s, s')]$$
 efficient using standard BDD algorithms  
(renaming, then conjunction, then existential quantification)
- At each iteration check  $\mathcal{S}_{n+1} s = \mathcal{S}_n s$  **efficient using BDDs**,  
when  $\mathcal{S}_{n+1} s = \mathcal{S}_n s$  can conclude  
Reach  $\mathcal{R} \mathcal{B} s = \mathcal{S}_n s$   
hence have computed BDD of Reach  $\mathcal{R} \mathcal{B} s$

81

## Example BDD optimisation: disjunctive partitioning



- Transition relation (asynchronous interleaving semantics):

$$\begin{aligned} \mathcal{R}(x, y, z, (x', y', z')) = & \\ & (x' = \delta_x(x, y, z) \wedge y' = y \wedge z' = z) \vee \\ & (x' = x \wedge y' = \delta_y(x, y, z) \wedge z' = z) \vee \\ & (x' = x \wedge y' = y \wedge z' = \delta_z(x, y, z)) \end{aligned}$$

82

## Avoiding building big BDDs

- Transition relation for three machines in parallel

$$\begin{aligned} \mathcal{R}(x, y, z, (x', y', z')) = & \\ & (x' = \delta_x(x, y, z) \wedge y' = y \wedge z' = z) \vee \\ & (x' = x \wedge y' = \delta_y(x, y, z) \wedge z' = z) \vee \\ & (x' = x \wedge y' = y \wedge z' = \delta_z(x, y, z)) \end{aligned}$$

- Recall:

$$\begin{aligned} \text{ReachBy } (n+1) \mathcal{R} \mathcal{B} s & \\ = \text{ReachBy } n \mathcal{R} \mathcal{B} s \vee & \\ \exists u. \text{ReachBy } n \mathcal{R} \mathcal{B} u \wedge \mathcal{R}(u, s) & \end{aligned}$$

- With  $s = (x, y, z)$  it can be shown (see next slide):

$$\begin{aligned} \text{ReachBy } (n+1) \mathcal{R} \mathcal{B} (x, y, z) & \\ = \text{ReachBy } n \mathcal{R} \mathcal{B} (x, y, z) \vee & \\ (\exists \bar{x}. \text{ReachBy } n \mathcal{R} \mathcal{B} (\bar{x}, y, z) \wedge x = \delta_x(\bar{x}, y, z)) \vee & \\ (\exists \bar{y}. \text{ReachBy } n \mathcal{R} \mathcal{B} (x, \bar{y}, z) \wedge y = \delta_y(x, \bar{y}, z)) \vee & \\ (\exists \bar{z}. \text{ReachBy } n \mathcal{R} \mathcal{B} (x, y, \bar{z}) \wedge z = \delta_z(x, y, \bar{z})) & \end{aligned}$$

- $\mathcal{R}(u, s)$  not a subterm: ‘early quantification’, ‘disjunctive partitioning’

83

## More Details (Exercise: check the logic below)

Let  $\text{Ry}(x, y, z)$  abbreviate  $\text{ReachBy } n \mathcal{R} \mathcal{B}(x, y, z)$  then:

$$\begin{aligned} \exists \bar{x} \bar{y} \bar{z}. \text{ReachBy } n \mathcal{R} \mathcal{B}(\bar{x}, \bar{y}, \bar{z}) \wedge \mathcal{R}((\bar{x}, \bar{y}, \bar{z}), (x, y, z)) & \\ = \exists \bar{x} \bar{y} \bar{z}. \text{Ry}(\bar{x}, \bar{y}, \bar{z}) \wedge \mathcal{R}((\bar{x}, \bar{y}, \bar{z}), (x, y, z)) & \\ = \exists \bar{x} \bar{y} \bar{z}. \text{Ry}(\bar{x}, \bar{y}, \bar{z}) \wedge ((x = \delta_x(\bar{x}, \bar{y}, \bar{z}) \wedge y = \bar{y} \wedge z = \bar{z}) \vee & \\ (x = \bar{x} \wedge y = \delta_y(\bar{x}, \bar{y}, \bar{z}) \wedge z = \bar{z}) \vee & \\ (x = \bar{x} \wedge y = \bar{y} \wedge z = \delta_z(\bar{x}, \bar{y}, \bar{z}))) & \\ = (\exists \bar{x} \bar{y} \bar{z}. \text{Ry}(\bar{x}, \bar{y}, \bar{z}) \wedge x = \delta_x(\bar{x}, \bar{y}, \bar{z}) \wedge y = \bar{y} \wedge z = \bar{z}) \vee & \\ (\exists \bar{x} \bar{y} \bar{z}. \text{Ry}(\bar{x}, \bar{y}, \bar{z}) \wedge x = \bar{x} \wedge y = \delta_y(\bar{x}, \bar{y}, \bar{z}) \wedge z = \bar{z}) \vee & \\ (\exists \bar{x} \bar{y} \bar{z}. \text{Ry}(\bar{x}, \bar{y}, \bar{z}) \wedge x = \bar{x} \wedge y = \bar{y} \wedge z = \delta_z(\bar{x}, \bar{y}, \bar{z})) & \\ = ((\exists \bar{x}. \text{Ry}(\bar{x}, y, z) \wedge x = \delta_x(\bar{x}, y, z)) \wedge (\exists \bar{y}. y = \bar{y})) \wedge (\exists \bar{z}. z = \bar{z}) \vee & \\ ((\exists \bar{x}. x = \bar{x}) \wedge (\exists \bar{y}. \text{Ry}(x, \bar{y}, z) \wedge y = \delta_y(x, \bar{y}, z))) \wedge (\exists \bar{z}. z = \bar{z}) \vee & \\ ((\exists \bar{x}. x = \bar{x}) \wedge (\exists \bar{y}. y = \bar{y})) \wedge (\exists \bar{z}. \text{Ry}(x, y, \bar{z}) \wedge z = \delta_z(x, y, \bar{z}))) & \\ = (\exists \bar{x}. \text{Ry}(\bar{x}, y, z) \wedge x = \delta_x(\bar{x}, y, z)) \vee & \\ (\exists \bar{y}. \text{Ry}(x, \bar{y}, z) \wedge y = \delta_y(x, \bar{y}, z)) \vee & \\ (\exists \bar{z}. \text{Ry}(x, y, \bar{z}) \wedge z = \delta_z(x, y, \bar{z})) & \end{aligned}$$

84

## Verification and Counterexamples

- Typical safety question:
  - is  $Q$  true in all reachable states?
  - i.e. is  $\text{Reach } \mathcal{R} \mathcal{B} s \Rightarrow Q s$  true?
- Compute BDD of  $\text{Reach } \mathcal{R} \mathcal{B} s \Rightarrow Q s$
- Formula is true if BDD is the single node  $\perp$ 
  - because  $\top$  represented by a unique BDD (canonical property)
- If BDD is not  $\perp$  can get counterexample

## Generating Counterexample Traces

BDD algorithms can find satisfying assignments (SAT)

- Suppose  $\text{Reach } \mathcal{R} \mathcal{B} s \Rightarrow Q s$  is not true
- Must exist  $s$  satisfying  $\text{Reach } \mathcal{R} \mathcal{B} s \wedge \neg Q s$
- Find counterexample algorithm:
  - iteratively generate BDDs of  $\text{ReachBy } i \mathcal{R} \mathcal{B} s$  ( $i = 0, 1, \dots$ )
  - at each stage check if  $\text{ReachBy } i \mathcal{R} \mathcal{B} s \wedge \neg(Q s)$  satisfiable
  - hence find first  $n$  and, using SAT, a state  $s_n$  such that  $\text{ReachBy } n \mathcal{R} \mathcal{B} s \wedge \neg(Q s)$  [s<sub>n</sub>/s] i.e.  $\text{ReachBy } n \mathcal{R} \mathcal{B} s_n \wedge \neg(Q s_n)$
- Then use BDD SAT to get  $s_{n-1}$  where  $\text{ReachBy}(n-1) \mathcal{R} \mathcal{B} s \wedge \mathcal{R}(s, s_n)$  [s<sub>n-1</sub>/s] i.e.  $\text{ReachBy}(n-1) \mathcal{R} \mathcal{B} s_{n-1} \wedge \mathcal{R}(s_{n-1}, s_n)$
- Iteratively trace backwards to get  $s_n, \dots, s_0$  where for  $0 < i \leq n$ :  $\text{ReachBy}(i-1) \mathcal{R} \mathcal{B} s_{i-1} \wedge \mathcal{R}(s_{i-1}, s_i)$
- Can sometimes apply partitioning, so BDD of  $\mathcal{R}$  not needed

## Example (from an exam)

Consider a 3x3 array of 9 switches



Suppose each switch 1,2,...,9 can either be on or off, and that toggling any switch will automatically toggle all its immediate neighbours. For example, toggling switch 5 will also toggle switches 2, 4, 6 and 8, and toggling switch 6 will also toggle switches 3, 5 and 9.

- (a) Devise a state space [4 marks] and transition relation [6 marks] to represent the behavior of the array of switches
- (b) You are given the problem of getting from an initial state in which even numbered switches are on and odd numbered switches are off, to a final state in which all the switches are off. Write down predicates on your state space that characterises the initial [2 marks] and final [2 marks] states.
- (c) Explain how you might use a model checker to find a sequences of switches to toggle to get from the initial to final state. [6 marks] You are not expected to actually solve the problem, but only to explain how to represent it in terms of model checking.

## Solution

The state space can consist of the set of vectors

$$(v_0, v_1, v_2, v_3, v_4, v_5, v_6, v_7, v_8)$$

where the boolean variable  $v_i$  represents switch number  $i+1$ , and is true if and only if switch  $i+1$  is  $\top$ .

A transition relation **Trans** is then defined by:

$$\begin{aligned}
 \text{Trans}((v_0, v_1, v_2, v_3, v_4, v_5, v_6, v_7, v_8), (v_0', v_1', v_2', v_3', v_4', v_5', v_6', v_7', v_8')) &= \\
 &= ((v_0' = \neg v_0) \wedge (v_1' = \neg v_1) \wedge (v_2' = v_2) \wedge (v_3' = \neg v_3) \wedge (v_4' = v_4) \wedge \\
 &\quad (v_5' = v_5) \wedge (v_6' = v_6) \wedge (v_7' = v_7) \wedge (v_8' = v_8)) \quad \text{(toggle switch 1)} \\
 \vee ((v_0' = \neg v_0) \wedge (v_1' = \neg v_1) \wedge (v_2' = \neg v_2) \wedge (v_3' = v_3) \wedge (v_4' = \neg v_4) \wedge \\
 &\quad (v_5' = v_5) \wedge (v_6' = v_6) \wedge (v_7' = v_7) \wedge (v_8' = v_8)) \quad \text{(toggle switch 2)} \\
 \vee ((v_0' = v_0) \wedge (v_1' = \neg v_1) \wedge (v_2' = \neg v_2) \wedge (v_3' = v_3) \wedge (v_4' = v_4) \wedge \\
 &\quad (v_5' = \neg v_5) \wedge (v_6' = v_6) \wedge (v_7' = v_7) \wedge (v_8' = v_8)) \quad \text{(toggle switch 3)} \\
 \vee ((v_0' = \neg v_0) \wedge (v_1' = v_1) \wedge (v_2' = v_2) \wedge (v_3' = \neg v_3) \wedge (v_4' = \neg v_4) \wedge \\
 &\quad (v_5' = v_5) \wedge (v_6' = \neg v_6) \wedge (v_7' = v_7) \wedge (v_8' = v_8)) \quad \text{(toggle switch 4)} \\
 \vee ((v_0' = v_0) \wedge (v_1' = \neg v_1) \wedge (v_2' = v_2) \wedge (v_3' = \neg v_3) \wedge (v_4' = \neg v_4) \wedge \\
 &\quad (v_5' = \neg v_5) \wedge (v_6' = v_6) \wedge (v_7' = \neg v_7) \wedge (v_8' = v_8)) \quad \text{(toggle switch 5)} \\
 \vee ((v_0' = v_0) \wedge (v_1' = v_1) \wedge (v_2' = \neg v_2) \wedge (v_3' = v_3) \wedge (v_4' = \neg v_4) \wedge \\
 &\quad (v_5' = \neg v_5) \wedge (v_6' = v_6) \wedge (v_7' = v_7) \wedge (v_8' = \neg v_8)) \quad \text{(toggle switch 6)} \\
 \vee ((v_0' = v_0) \wedge (v_1' = v_1) \wedge (v_2' = v_2) \wedge (v_3' = \neg v_3) \wedge (v_4' = v_4) \wedge \\
 &\quad (v_5' = v_5) \wedge (v_6' = \neg v_6) \wedge (v_7' = \neg v_7) \wedge (v_8' = v_8)) \quad \text{(toggle switch 7)} \\
 \vee ((v_0' = v_0) \wedge (v_1' = v_1) \wedge (v_2' = v_2) \wedge (v_3' = v_3) \wedge (v_4' = \neg v_4) \wedge \\
 &\quad (v_5' = v_5) \wedge (v_6' = \neg v_6) \wedge (v_7' = \neg v_7) \wedge (v_8' = \neg v_8)) \quad \text{(toggle switch 8)} \\
 \vee ((v_0' = v_0) \wedge (v_1' = v_1) \wedge (v_2' = v_2) \wedge (v_3' = v_3) \wedge (v_4' = v_4) \wedge \\
 &\quad (v_5' = \neg v_5) \wedge (v_6' = v_6) \wedge (v_7' = \neg v_7) \wedge (v_8' = \neg v_8)) \quad \text{(toggle switch 9)}
 \end{aligned}$$

Predicates *Init*, *Final* characterising the initial and final states, respectively, are defined by:

$$\text{Init}(v_0, v_1, v_2, v_3, v_4, v_5, v_6, v_7, v_8) = \neg v_0 \wedge v_1 \wedge \neg v_2 \wedge v_3 \wedge \neg v_4 \wedge v_5 \wedge \neg v_6 \wedge v_7 \wedge \neg v_8$$

$$\text{Final}(v_0, v_1, v_2, v_3, v_4, v_5, v_6, v_7, v_8) = \neg v_0 \wedge \neg v_1 \wedge \neg v_2 \wedge \neg v_3 \wedge \neg v_4 \wedge \neg v_5 \wedge \neg v_6 \wedge \neg v_7 \wedge \neg v_8$$


Model checkers can find counter-examples to properties, and sequences of transitions from an initial state to a counter-example state. Thus we could use a model checker to find a trace to a counter-example to the property that  $\neg \text{Final}(v_0, v_1, v_2, v_3, v_4, v_5, v_6, v_7, v_8)$ .

### Properties

- Reach  $\mathcal{R} B s \Rightarrow Q s$  means  $Q$  true in all reachable states
- Might want to verify other properties, e.g:
  1. *DeviceEnabled* is always true somewhere along every path starting anywhere (i.e. it holds infinitely often along every path)
  2. From any state it is possible to get to a state for which *Restart* holds
  3. *Ack* is true on all paths sometime between  $i$  units of time later and  $j$  units of time later.
- CTL is a logic for expressing such properties
- Exist efficient algorithms for checking them
- Model checking:
  - check property in a model
  - Emerson, Clarke & Sifakis, early 1980s – Turing award 2008
  - used in industry (e.g. IBM's RuleBase tool)
- Language wars: CTL vs LTL, PSL vs SVA


### Concrete example

- Consider circuit below:




- Input:  $dreq$ , registers:  $q_0$ ,  $dack$

- Timing Diagram:



If  $dreq$  rises, then it continues high, until it is acknowledged by a rise on  $dack$ .  
 If  $dreq$  falls, then it will continue low until  $dack$  false.

### Paths and computations



- Properties can asserted about complete computation trees (CTL)
- Properties can be asserted just about paths (LTL)

## Paths, branching time and linear time

- Let  $\mathcal{R}$  have type  $\alpha \times \alpha \rightarrow \text{bool}$ 
  - $\mathcal{R}$  is a transition relation
  - $\alpha$  ranges (intuitively) over **states**
- An  $\mathcal{R}$ -path is a function  $\sigma : \text{num} \rightarrow \alpha$  such that:  $\forall t. \mathcal{R}(\sigma(t), \sigma(t+1))$
- $\text{Path}(\mathcal{R}, s)\sigma$  means  $\sigma$  is an  $\mathcal{R}$ -path from  $s$   
 $\text{Path}(\mathcal{R}, s) = (\sigma(0)=s) \wedge \forall t. \mathcal{R}(\sigma(t), \sigma(t+1))$   
 .....
- CTL is a **branching time** logic
  - properties may hold along all paths – A
  - properties may hold along some paths – E
- LTL is a **linear time** logic
  - only properties along all paths – no path quantifiers

93

## Computation Tree Logic (CTL)

- Syntax of CTL well-formed formulas:

$\text{wff} ::= \text{Atom}(p)$	(Atomic formula)
$\neg \text{wff}$	(Negation)
$\text{wff}_1 \wedge \text{wff}_2$	(Conjunction)
$\text{wff}_1 \vee \text{wff}_2$	(Disjunction)
$\text{wff}_1 \Rightarrow \text{wff}_2$	(Implication)
$\text{AX wff}$	(All successors)
$\text{EX wff}$	(Some successors)
$\text{A}[\text{wff}_1 \text{ U } \text{wff}_2]$	(Until – along all paths)
$\text{E}[\text{wff}_1 \text{ U } \text{wff}_2]$	(Until – along some path)

- Atomic formulas  $p$  are properties of states
  - sometimes just write “ $p$ ” rather than “ $\text{Atom}(p)$ ”
- General CTL formulas  $P$  are properties of models

94

## Semantics of CTL (shallow embedding)

- A model is a pair  $(\mathcal{R}, s)$  — a transition relation and an initial state
- Define:
  - $\text{Atom}(p) = \lambda(\mathcal{R}, s). p(s)$
  - $\neg P = \lambda(\mathcal{R}, s). \neg(P(\mathcal{R}, s))$
  - $P \wedge Q = \lambda(\mathcal{R}, s). P(\mathcal{R}, s) \wedge Q(\mathcal{R}, s)$
  - $P \vee Q = \lambda(\mathcal{R}, s). P(\mathcal{R}, s) \vee Q(\mathcal{R}, s)$
  - $P \Rightarrow Q = \lambda(\mathcal{R}, s). P(\mathcal{R}, s) \Rightarrow Q(\mathcal{R}, s)$
  - $\text{AX} P = \lambda(\mathcal{R}, s). \forall s'. \mathcal{R}(s, s') \Rightarrow P(\mathcal{R}, s')$
  - $\text{EX} P = \lambda(\mathcal{R}, s). \exists s'. \mathcal{R}(s, s') \wedge P(\mathcal{R}, s')$
  - $\text{A}[P \text{ U } Q] = \lambda(\mathcal{R}, s). \forall \sigma. \text{Path}(\mathcal{R}, s)\sigma$   
 $\quad \Rightarrow$   
 $\quad \bigwedge$   
 $\quad \exists i. Q(\mathcal{R}, \sigma(i))$   
 $\quad \bigwedge$   
 $\quad \forall j. j < i \Rightarrow P(\mathcal{R}, \sigma(j))$
  - $\text{E}[P \text{ U } Q] = \lambda(\mathcal{R}, s). \exists \sigma. \text{Path}(\mathcal{R}, s)\sigma$   
 $\quad \bigwedge$   
 $\quad \exists i. Q(\mathcal{R}, \sigma(i))$   
 $\quad \bigwedge$   
 $\quad \forall j. j < i \Rightarrow P(\mathcal{R}, \sigma(j))$

95

## The defined operator AF

- Define  $\text{AFP} = \text{A}[T \text{ U } P]$
  - $\text{AFP}$  is true if  $P$  holds somewhere along every  $\mathcal{R}$ -path –  $P$  is inevitable
- $$\begin{aligned} \text{AFP} &= \text{A}[T \text{ U } P] \\ &= \lambda(\mathcal{R}, s). \\ &\quad \forall \sigma. \\ &\quad \text{Path}(\mathcal{R}, s)\sigma \\ &\quad \Rightarrow \\ &\quad \exists i. P(\mathcal{R}, \sigma(i)) \wedge \forall j. j < i \Rightarrow T(\mathcal{R}, \sigma(j)) \\ &= \lambda(\mathcal{R}, s). \\ &\quad \forall \sigma. \\ &\quad \text{Path}(\mathcal{R}, s)\sigma \\ &\quad \Rightarrow \\ &\quad \exists i. P(\mathcal{R}, \sigma(i)) \end{aligned}$$

96



### The defined operator EF

- Define  $EF P = E[T \cup P]$
- $EF P$  is true if  $P$  holds somewhere along some  $\mathcal{R}$ -path – i.e.  $P$  potentially holds

$$\begin{aligned}
 EF P &= E[T \cup P] \\
 &= \lambda(\mathcal{R}, s). \\
 &\quad \exists \sigma. \\
 &\quad \quad \text{Path}(\mathcal{R}, s)\sigma \\
 &\quad \quad \wedge \\
 &\quad \quad \exists i. P(\mathcal{R}, \sigma(i)) \wedge \forall j. j < i \Rightarrow T(\mathcal{R}, \sigma(j)) \\
 &= \lambda(\mathcal{R}, s). \\
 &\quad \exists \sigma. \\
 &\quad \quad \text{Path}(\mathcal{R}, s)\sigma \\
 &\quad \quad \wedge \\
 &\quad \quad \exists i. P(\mathcal{R}, \sigma(i))
 \end{aligned}$$

97

### The defined operator AG

- Define  $AG P = \neg EF(\neg P)$
- $AG P$  is true if  $P$  holds everywhere along every  $\mathcal{R}$ -path

$$\begin{aligned}
 AG P &= \neg EF(\neg P) \\
 &= \lambda(\mathcal{R}, s). (\neg EF(\neg P))(\mathcal{R}, s) \\
 &= \lambda(\mathcal{R}, s). \neg(\exists \sigma. \text{Path}(\mathcal{R}, s)\sigma \wedge \exists i. (\neg P)(\mathcal{R}, \sigma(i))) \\
 &= \lambda(\mathcal{R}, s). \neg(\exists \sigma. \text{Path}(\mathcal{R}, s)\sigma \wedge \exists i. \neg P(\mathcal{R}, \sigma(i))) \\
 &= \lambda(\mathcal{R}, s). \forall \sigma. \neg(\text{Path}(\mathcal{R}, s)\sigma \wedge \exists i. \neg P(\mathcal{R}, \sigma(i))) \\
 &= \lambda(\mathcal{R}, s). \forall \sigma. \neg \text{Path}(\mathcal{R}, s)\sigma \vee \neg(\exists i. \neg P(\mathcal{R}, \sigma(i))) \\
 &= \lambda(\mathcal{R}, s). \forall \sigma. \neg \text{Path}(\mathcal{R}, s)\sigma \vee \forall i. \neg \neg P(\mathcal{R}, \sigma(i)) \\
 &= \lambda(\mathcal{R}, s). \forall \sigma. \neg \text{Path}(\mathcal{R}, s)\sigma \vee \forall i. P(\mathcal{R}, \sigma(i)) \\
 &= \lambda(\mathcal{R}, s). \forall \sigma. \text{Path}(\mathcal{R}, s)\sigma \Rightarrow \forall i. P(\mathcal{R}, \sigma(i))
 \end{aligned}$$

- $AG P$  means  $P$  true at all reachable states
- $AG(\text{Atom } p)(\mathcal{R}, s) \equiv \forall s'. \text{Reach } \mathcal{R}(\lambda x. x=s) s' \Rightarrow p(s')$

98

### The defined operator EG

- $EG P$  is true if  $P$  holds everywhere along some  $\mathcal{R}$ -path

$$\begin{aligned}
 EG P &= \neg AF(\neg P) \\
 &= \lambda(\mathcal{R}, s). (\neg AF(\neg P))(\mathcal{R}, s) \\
 &= \lambda(\mathcal{R}, s). \neg(\forall \sigma. \text{Path}(\mathcal{R}, s)\sigma \Rightarrow \exists i. (\neg P)(\mathcal{R}, \sigma(i))) \\
 &= \lambda(\mathcal{R}, s). \neg(\forall \sigma. \text{Path}(\mathcal{R}, s)\sigma \Rightarrow \exists i. \neg P(\mathcal{R}, \sigma(i))) \\
 &= \lambda(\mathcal{R}, s). \exists \sigma. \neg(\text{Path}(\mathcal{R}, s)\sigma \Rightarrow \exists i. \neg P(\mathcal{R}, \sigma(i))) \\
 &= \lambda(\mathcal{R}, s). \exists \sigma. \text{Path}(\mathcal{R}, s)\sigma \wedge \neg(\exists i. \neg P(\mathcal{R}, \sigma(i))) \\
 &= \lambda(\mathcal{R}, s). \exists \sigma. \text{Path}(\mathcal{R}, s)\sigma \wedge \forall i. \neg \neg P(\mathcal{R}, \sigma(i)) \\
 &= \lambda(\mathcal{R}, s). \exists \sigma. \text{Path}(\mathcal{R}, s)\sigma \wedge \forall i. P(\mathcal{R}, \sigma(i))
 \end{aligned}$$

99

### The defined operator A[PWQ]

- $A[PWQ]$  is a ‘partial correctness’ version of  $A[PUQ]$
- It is true if along a path if
  - $P$  always holds along the path
  - $Q$  holds sometime on the path, and until it does  $P$  holds

- Define

$$\begin{aligned}
 A[PWQ] &= \neg E[(P \wedge \neg Q)U(\neg P \wedge \neg Q)] \\
 &= \lambda(\mathcal{R}, s). (\neg E[(P \wedge \neg Q)U(\neg P \wedge \neg Q)])(\mathcal{R}, s) \\
 &= \lambda(\mathcal{R}, s). \neg(\exists \sigma. \text{Path}(\mathcal{R}, s)\sigma \wedge \forall i. (P \wedge \neg Q)(\mathcal{R}, \sigma(i)) \wedge \exists j. j < i \Rightarrow (P \wedge \neg Q)(\mathcal{R}, \sigma(j))) \\
 &= \lambda(\mathcal{R}, s). \neg(\exists \sigma. \text{Path}(\mathcal{R}, s)\sigma \\
 &\quad \wedge \\
 &\quad \exists i. (\neg P \wedge \neg Q)(\mathcal{R}, \sigma(i)) \\
 &\quad \wedge \\
 &\quad \forall j. j < i \Rightarrow (P \wedge \neg Q)(\mathcal{R}, \sigma(j)))
 \end{aligned}$$

- Exercise: understand the next three slides

100

### A[ $PWQ$ ] continued (1)

- Continuing:

$$\begin{aligned}
 & \lambda(\mathcal{R}, s). \\
 & \quad \neg(\exists\sigma. \text{Path}(\mathcal{R}, s)\sigma \\
 & \quad \quad \wedge \\
 & \quad \quad \exists i. (\neg P \wedge \neg Q)(\mathcal{R}, \sigma(i)) \wedge \forall j. j < i \Rightarrow (P \wedge \neg Q)(\mathcal{R}, \sigma(j))) \\
 & = \lambda(\mathcal{R}, s). \\
 & \quad \forall\sigma. \neg(\text{Path}(\mathcal{R}, s)\sigma \\
 & \quad \quad \wedge \\
 & \quad \quad \exists i. (\neg P \wedge \neg Q)(\mathcal{R}, \sigma(i)) \wedge \forall j. j < i \Rightarrow (P \wedge \neg Q)(\mathcal{R}, \sigma(j))) \\
 & = \lambda(\mathcal{R}, s). \\
 & \quad \forall\sigma. \text{Path}(\mathcal{R}, s)\sigma \\
 & \quad \Rightarrow \\
 & \quad \neg(\exists i. (\neg P \wedge \neg Q)(\mathcal{R}, \sigma(i)) \wedge \forall j. j < i \Rightarrow (P \wedge \neg Q)(\mathcal{R}, \sigma(j))) \\
 & = \lambda(\mathcal{R}, s). \\
 & \quad \forall\sigma. \text{Path}(\mathcal{R}, s)\sigma \\
 & \quad \Rightarrow \\
 & \quad \forall i. \neg(\neg P \wedge \neg Q)(\mathcal{R}, \sigma(i)) \vee \neg(\forall j. j < i \Rightarrow (P \wedge \neg Q)(\mathcal{R}, \sigma(j)))
 \end{aligned}$$

101

### A[ $PWQ$ ] continued (2)

- Continuing:

$$\begin{aligned}
 & \lambda(\mathcal{R}, s). \\
 & \quad \forall\sigma. \text{Path}(\mathcal{R}, s)\sigma \\
 & \quad \Rightarrow \\
 & \quad \forall i. \neg(\neg P \wedge \neg Q)(\mathcal{R}, \sigma(i)) \vee \neg(\forall j. j < i \Rightarrow (P \wedge \neg Q)(\mathcal{R}, \sigma(j))) \\
 & = \lambda(\mathcal{R}, s). \\
 & \quad \forall\sigma. \text{Path}(\mathcal{R}, s)\sigma \\
 & \quad \Rightarrow \\
 & \quad \forall i. \neg(\forall j. j < i \Rightarrow (P \wedge \neg Q)(\mathcal{R}, \sigma(j))) \\
 & \quad \vee \\
 & \quad \neg(\neg P \wedge \neg Q)(\mathcal{R}, \sigma(i)) \\
 & = \lambda(\mathcal{R}, s). \\
 & \quad \forall\sigma. \text{Path}(\mathcal{R}, s)\sigma \\
 & \quad \Rightarrow \\
 & \quad \forall i. (\forall j. j < i \Rightarrow P(\mathcal{R}, \sigma(j)) \wedge \neg Q(\mathcal{R}, \sigma(j))) \\
 & \quad \Rightarrow \\
 & \quad P(\mathcal{R}, \sigma(i)) \vee Q(\mathcal{R}, \sigma(i))
 \end{aligned}$$

- Exercise: does this correspond to earlier description of A[ $PWQ$ ]?

- this exercise illustrates the subtlety of writing CTL!

102

### A[ $PWF$ ] = AG $P$

- From last slide:

$$\begin{aligned}
 & \mathbf{A}[PWQ] \\
 & = \lambda(\mathcal{R}, s). \\
 & \quad \forall\sigma. \text{Path}(\mathcal{R}, s)\sigma \\
 & \quad \Rightarrow \\
 & \quad \forall i. (\forall j. j < i \Rightarrow P(\mathcal{R}, \sigma(j)) \wedge \neg Q(\mathcal{R}, \sigma(j))) \\
 & \quad \Rightarrow \\
 & \quad P(\mathcal{R}, \sigma(i)) \vee Q(\mathcal{R}, \sigma(i))
 \end{aligned}$$

- Set  $Q$  to be  $F$ :

$$\begin{aligned}
 & \mathbf{A}[PWF] \\
 & = \lambda(\mathcal{R}, s). \\
 & \quad \forall\sigma. \text{Path}(\mathcal{R}, s)\sigma \\
 & \quad \Rightarrow \\
 & \quad \forall i. (\forall j. j < i \Rightarrow P(\mathcal{R}, \sigma(j)) \wedge \neg F(\mathcal{R}, \sigma(j))) \\
 & \quad \Rightarrow \\
 & \quad P(\mathcal{R}, \sigma(i)) \vee F(\mathcal{R}, \sigma(i))
 \end{aligned}$$

- Simplify:

$$\begin{aligned}
 & \mathbf{A}[PWF] \\
 & = \lambda(\mathcal{R}, s). \forall\sigma. \text{Path}(\mathcal{R}, s)\sigma \Rightarrow \forall i. (\forall j. j < i \Rightarrow P(\mathcal{R}, \sigma(j))) \Rightarrow P(\mathcal{R}, \sigma(i))
 \end{aligned}$$

- By induction on  $i$ :

$$\mathbf{A}[PWF] = \lambda(\mathcal{R}, s). \forall\sigma. \text{Path}(\mathcal{R}, s)\sigma \Rightarrow \forall i. P(\mathcal{R}, \sigma(i))$$

- Exercise: describe the property specified by A[ $TWQ$ ]

103