

x86-TSO

The HOL Specification

Scott Owens Susmit Sarkar Peter Sewell

University of Cambridge

March 25, 2009

Full Contents

Introduction	1
I axiomatic_memory_model	2
<code>- type_abbrev_Ximm</code>	3
<code>- type_abbrev_proc</code>	3
<code>- iid</code>	3
<code>- type_abbrev_address</code>	3
<code>- type_abbrev_value</code>	3
<code>- type_abbrev_eiid</code>	3
<code>- type_abbrev_reln</code>	3
<code>- dirn</code>	3
<code>- location</code>	3
<code>- barrier</code>	3
<code>- action</code>	3
<code>- event</code>	3
<code>- event_structure</code>	3
<code>- is_mem_access</code>	3
<code>- writes</code>	3
<code>- reads</code>	3
<code>- fences</code>	3
<code>- mfences</code>	3
<code>- mem_writes</code>	4
<code>- mem_reads</code>	4
<code>- reg_writes</code>	4
<code>- reg_reads</code>	4
<code>- mem_accesses</code>	4
<code>- reg_accesses</code>	4
<code>- loc</code>	4
<code>- value_of</code>	4
<code>- proc</code>	4
<code>- po_strict</code>	4
<code>- po_iico</code>	4
<code>- well_formed_event_structure</code>	4
<code>- execution_witness</code>	5
<code>- previous_writes</code>	5
<code>- check_rfmap_written</code>	6

–	<i>check_rfmap_initial</i>	6
–	<i>reads_from_map_candidates</i>	6
–	<i>valid_execution</i>	6
–	<i>linear_valid_execution</i>	6
–	<i>max_state_updates</i>	7
–	<i>check_final_state</i>	7
II	typesetting	8
–	<i>myORDER</i>	9
–	<i>myIN</i>	9
–	<i>myNOTIN</i>	9
–	<i>previous_writes</i>	9
–	<i>check_rfmap_written</i>	9
–	<i>check_rfmap_initial</i>	9
–	<i>ve1</i>	9
–	<i>ve2</i>	9
–	<i>ve3</i>	9
–	<i>ve4</i>	9
–	<i>ve5</i>	9
–	<i>ve6</i>	9
–	<i>ve7</i>	10
–	<i>ve8</i>	10
–	<i>ve9</i>	10
–	<i>ve10</i>	10
III	moretypesetting	11
–	<i>UPD</i>	12
IV	lts_memory_model	13
–	<i>clause_name</i>	14
–	<i>machine_state</i>	14
–	<i>not_blocked</i>	14
–	<i>no_pending</i>	14
–	<i>label</i>	14
–	<i>tlang_typingY</i>	14
–	<i>machine_state_to_state_constraint</i>	16
–	<i>machine_final_state</i>	16
–	<i>machine_init_state</i>	16
–	<i>is_init</i>	16
–	<i>evt_machine_state</i>	16
–	<i>evt_not_blocked</i>	17
–	<i>evt_no_pending</i>	17
–	<i>evt_machine_label</i>	17
–	<i>tlang_typingYY</i>	17
–	<i>evt_machine_state_to_state_constraint</i>	19
–	<i>evt_machine_final_state</i>	19

–	<i>evt_machine_init_state</i>	19
–	<i>evt_is_init</i>	19
–	<i>get_orig_event</i>	19
–	<i>locked_segment</i>	20
–	<i>okEpath</i>	20
–	<i>okMpath</i>	20
–	<i>erase_state</i>	20
–	<i>erase_label</i>	21
–	<i>annotated_labels</i>	21
V	lts_erasure	22
–	<i>erasure_init</i>	23
–	<i>erasure_states</i>	23
–	<i>erase_label_annotation</i>	23
–	<i>erasure_thm1</i>	23
–	<i>erasure_thm2</i>	23
VI	linear_valid_execution	24
–	<i>valid_ex_equiv_thm1</i>	25
–	<i>valid_ex_equiv_thm2</i>	25
–	<i>complete_memory_order</i>	25
–	<i>valid_ex_equiv_thm3</i>	25
VII	lts_trace	26
–	<i>no_dup_writes</i>	27
–	<i>tau_source</i>	27
–	<i>tau_ordered_source</i>	27
–	<i>revt_read</i>	27
–	<i>wevt_write</i>	27
–	<i>bevt_barrier</i>	27
–	<i>tau_fairness</i>	28
–	<i>tau_ordered_fairness</i>	28
–	<i>wevt_tau_bevt</i>	28
–	<i>read_from_write</i>	28
–	<i>read_from_init</i>	29
–	<i>lock_proc</i>	29
–	<i>lock_wevt_tau</i>	29
VIII	lts_axiomatic_equiv	30
–	<i>get_mem_event</i>	31
–	<i>path_to_X</i>	31
–	<i>machine_is_valid</i>	31
–	<i>memL</i>	31
–	<i>to_memL</i>	31
–	<i>localL</i>	31

–	<i>to_localL</i>	31
–	<i>proc_es</i>	32
–	<i>lockL</i>	32
–	<i>allL</i>	32
–	<i>l_e</i>	32
–	<i>l_es</i>	32
–	<i>lo1</i>	32
–	<i>lo1_alt</i>	32
–	<i>lo2</i>	32
–	<i>lo2_alt</i>	33
–	<i>lo3</i>	33
–	<i>lo4</i>	33
–	<i>lo5</i>	33
–	<i>lo6</i>	33
–	<i>lo7</i>	33
–	<i>lo8</i>	33
–	<i>lo9</i>	33
–	<i>lo_events</i>	33
–	<i>lo68</i>	34
–	<i>lo79</i>	34
–	<i>lo</i>	34
–	<i>label_order</i>	34
–	<i>lo_partial_order</i>	35
–	<i>label_order_superset</i>	35
IX	executable_checker	36
–	<i>type_abbrev_ch_reln</i>	37
–	<i>ch_event_structure</i>	37
–	<i>ch_execution_witness</i>	37
–	<i>subsetL</i>	37
–	<i>cross</i>	37
–	<i>tinsert</i>	37
–	<i>tclose</i>	37
–	<i>transitiveL</i>	37
–	<i>cis_mem_access</i>	37
–	<i>is_mem_write</i>	37
–	<i>is_mem_read</i>	37
–	<i>is_write</i>	38
–	<i>is_read</i>	38
–	<i>is_reg_write</i>	38
–	<i>is_reg_read</i>	38
–	<i>is_barrier</i>	38
–	<i>check_po_iico</i>	38
–	<i>check_po_iico_in_mo</i>	38
–	<i>barrier_separated</i>	38
–	<i>previous_writes1</i>	39
–	<i>previous_writes2</i>	39
–	<i>check_maximal1</i>	39

–	<i>check_maximal2</i>	39
–	<i>check_valid_execution</i>	39
–	<i>check_set_eq</i>	41
–	<i>check_well_formed_event_structure</i>	41
–	<i>chE_to_E</i>	42
–	<i>chX_to_X</i>	42
–	<i>check_valid_execution_thm</i>	42
–	<i>check_well_formed_event_structure_thm</i>	42
X	correct_typesetting	43
–	<i>previous_writes_typesetting_thm</i>	44
–	<i>check_rfmap_written_typesetting_thm</i>	44
–	<i>check_rfmap_initial_typesetting_thm</i>	44
–	<i>valid_ex_typesetting_thm</i>	44
–	<i>lts_typesetting_thm</i>	44
Index		45

Introduction

This document is an automatically typeset version of the HOL definition of our x86-TSO model.

Part I

axiomatic_memory_model

type_abbrev Ximm : word32

type_abbrev proc : num

iiid =⟨ proc : proc;
 poi : num⟩

type_abbrev address : Ximm

type_abbrev value : Ximm

type_abbrev eiid : num

type_abbrev reln : 'a#/'a → bool

dirn = R | W

location = LOCATION_REG **of** proc 'reg
 | LOCATION_MEM **of** address

barrier = LFENCE | SFENCE | MFENCE

action = ACCESS **of** dirn ('reg location) value | BARRIER **of** barrier

event =⟨ eiid : eiid;
 iiid : *iiid*;
 action : ('reg *action*)⟩

event_structure =⟨ procs : proc set;
 events : ('reg event)set;
 intra_causality : ('reg event)reln;
 atomicity : ('reg event)set set⟩

is_mem_access *e* = $\exists d \ a \ v. e.action = \text{ACCESS } d (\text{LOCATION_MEM } a)v$

writes *E* = {*e* | *e* ∈ *E.events* ∧ $\exists l \ v. e.action = \text{ACCESS } W l v$ }

reads *E* = {*e* | *e* ∈ *E.events* ∧ $\exists l \ v. e.action = \text{ACCESS } R l v$ }

fences *E* = {*e* | *e* ∈ *E.events* ∧ ($\exists f. e.action = \text{BARRIER } f$)}

well-formed-event-structure

4

mfences $E = \{e \mid e \in E.events \wedge (e.action = \text{BARRIER MFENCE})\}$

mem_writes $E = \{e \mid e \in E.events \wedge \exists a v. e.action = \text{ACCESS W (LOCATION_MEM } a) v\}$

mem_reads $E = \{e \mid e \in E.events \wedge \exists a v. e.action = \text{ACCESS R (LOCATION_MEM } a) v\}$

reg_writes $E = \{e \mid e \in E.events \wedge \exists p r v. e.action = \text{ACCESS W (LOCATION_REG } p r) v\}$

reg_reads $E = \{e \mid e \in E.events \wedge \exists p r v. e.action = \text{ACCESS R (LOCATION_REG } p r) v\}$

mem_accesses $E = \{e \mid e \in E.events \wedge (\exists d a v. e.action = \text{ACCESS } d (\text{LOCATION_MEM } a) v)\}$

reg_accesses $E = \{e \mid e \in E.events \wedge \exists d p r v. e.action = \text{ACCESS } d (\text{LOCATION_REG } p r) v\}$

loc $e =$

```
case e.action of
  ACCESS d l v → SOME l
  ∥ BARRIER f → NONE
```

value_of $e =$

```
case e.action of
  ACCESS d l v → SOME v
  ∥ BARRIER f → NONE
```

proc $e = e.iid.\text{proc}$

po_strict $E =$

$$\{(e_1, e_2) \mid (e_1.iid.\text{proc} = e_2.iid.\text{proc}) \wedge e_1.iid.poi < e_2.iid.poi \wedge e_1 \in E.events \wedge e_2 \in E.events\}$$

po_iico $E = \text{po_strict } E \cup E.intra_causality$

well_formed_event_structure $E =$

(* The set of events is at most countable *)
countable $E.events \wedge$

(* there are only a finite number of processors *)
(finite $E.procs$) \wedge

(* all events are from one of those processors *)
 $(\forall e \in (E.events).\text{proc } e \in E.procs) \wedge$

(* the eiid and iiid of an event (together) identify it uniquely *)

$(\forall e_1 e_2 \in (E.events). (e_1.eiid = e_2.eiid) \wedge (e_1.iid = e_2.iid) \implies (e_1 = e_2)) \wedge$
 (* intra-instruction causality is a partial order over the events *)
 $\text{partial_order } (E.intra_causality) E.events \wedge$
 (* ...and moreover, is *intra*-instruction *)
 $(\forall (e_1, e_2) \in (E.intra_causality). (e_1.iid = e_2.iid)) \wedge$
 (* the atomicity data is a partial equivalence relation: the atomic sets of events are disjoint *)
 per $E.events E.atomicity \wedge$
 (* atomic sets are *intra* instruction *)
 $(\forall es \in (E.atomicity). \forall e_1 e_2 \in es. (e_1.iid = e_2.iid)) \wedge$
 (* accesses to a register on a processor can only be by that processor *)
 $(\forall e \in (E.events). \forall p r. (\text{loc } e = \text{SOME } (\text{LOCATION_REG } p r)) \implies (p = \text{proc } e)) \wedge$
 (* An event never comes after an infinite number of other events in program order *)
 $\text{finite_prefixes } (\text{po_iico } E) E.events \wedge$
 (* The additional properties below hold, for the ISA fragment dealt with in [SSFN+09], and were useful for the metatheory there, but seem less essential than those above. *)
 (* there is no intra-causality edge *from* a memory write *)
 $(\forall (e_1, e_2) \in (E.intra_causality). e_1 \neq e_2 \implies e_1 \notin \text{mem_writes } E) \wedge$
 (* if an instruction two events on a location and one is a write, then there must be an intra-causality edge between them. In other words, there cannot be a local race within an instruction *)
 $(\forall (e_1 \in \text{writes } E) e_2.$
 $(e_1 \neq e_2) \wedge$
 $(e_2 \in \text{writes } E \vee e_2 \in \text{reads } E) \wedge$
 $(e_1.iid = e_2.iid) \wedge$
 $(\text{loc } e_1 = \text{loc } e_2)$
 \implies
 $(e_1, e_2) \in E.intra_causality \vee$
 $(e_2, e_1) \in E.intra_causality) \wedge$
 (* each atomic set includes all the events of its instruction *)
 $(\forall es \in (E.atomicity). \forall e_1 \in es. \forall e_2 \in (E.events). (e_1.iid = e_2.iid) \implies e_2 \in es) \wedge$
 (* all locked instructions include at least one memory read *)
 $(\forall es \in (E.atomicity). \exists e \in es. e \in \text{mem_reads } E)$

```

execution_witness =
⟨ memory_order : ('reg event)reln;
  rfmap : ('reg event)reln;
  initial_state : ('reg location → value option)⟩

```

previous_writes E er order =

$$\{ew' \mid ew' \in \text{writes } E \wedge (ew', er) \in \text{order} \wedge (\text{loc } ew' = \text{loc } er)\}$$

```

check_rfmap_written  $E X =$ 
   $\forall(ew, er) \in (X.rfmap).$ 
    if  $ew \in \text{mem\_accesses } E$  then
       $ew \in \text{maximal\_elements}(\text{previous\_writes } E er X.\text{memory\_order} \cup$ 
         $\text{previous\_writes } E er (\text{po\_iico } E))$ 
       $X.\text{memory\_order}$ 
    else (*  $ew \in \text{reg\_accesses } E$  *)
       $ew \in \text{maximal\_elements}(\text{previous\_writes } E er (\text{po\_iico } E))(\text{po\_iico } E)$ 

```

```

check_rfmap_initial  $E X =$ 
   $\forall er \in (\text{reads } E \setminus \text{range } X.rfmap).$ 
     $(\exists l.(\text{loc } er = \text{SOME } l) \wedge (\text{value\_of } er = X.\text{initial\_state } l)) \wedge$ 
     $(\text{previous\_writes } E er X.\text{memory\_order} \cup$ 
     $\text{previous\_writes } E er (\text{po\_iico } E) = \{\})$ 

```

```

reads_from_map_candidates  $E rfmap =$ 
   $\forall(ew, er) \in rfmap.(\text{er} \in \text{reads } E) \wedge (ew \in \text{writes } E) \wedge$ 
     $(\text{loc } ew = \text{loc } er) \wedge (\text{value\_of } ew = \text{value\_of } er)$ 

```

```

valid_execution  $E X =$ 
  partial_order  $X.\text{memory\_order}$  ( $\text{mem\_accesses } E$ )  $\wedge$ 
  linear_order  $(X.\text{memory\_order}|_{(\text{mem\_writes } E)})$  ( $\text{mem\_writes } E$ )  $\wedge$ 
  finite_prefixes  $X.\text{memory\_order}$  ( $\text{mem\_accesses } E$ )  $\wedge$ 
   $(\forall ew \in (\text{mem\_writes } E).$ 
    finite{ $er \mid er \in E.\text{events} \wedge (\text{loc } er = \text{loc } ew) \wedge$ 
       $(er, ew) \notin X.\text{memory\_order} \wedge (ew, er) \notin X.\text{memory\_order}\}) \wedge$ 
     $(\forall er \in (\text{mem\_reads } E).\forall e \in (\text{mem\_accesses } E). (er, e) \in \text{po\_iico } E \implies (er, e) \in X.\text{memory\_order}) \wedge$ 
     $(\forall ew_1 ew_2 \in (\text{mem\_writes } E). (ew_1, ew_2) \in \text{po\_iico } E \implies (ew_1, ew_2) \in X.\text{memory\_order}) \wedge$ 
     $(\forall ew \in (\text{mem\_writes } E).\forall er \in (\text{mem\_reads } E).\forall ef \in (\text{mfences } E).$ 
       $(ew, ef) \in \text{po\_iico } E \wedge (ef, er) \in \text{po\_iico } E \implies (ew, er) \in X.\text{memory\_order}) \wedge$ 
       $(\forall e_1 e_2 \in (\text{mem\_accesses } E).\forall es \in (E.\text{atomicity}).$ 
         $(e_1 \in es \vee e_2 \in es) \wedge (e_1, e_2) \in \text{po\_iico } E$ 
         $\implies$ 
         $(e_1, e_2) \in X.\text{memory\_order}) \wedge$ 
       $(\forall es \in (E.\text{atomicity}).\forall e \in (\text{mem\_accesses } E \setminus es).$ 
         $(\forall e' \in (es \cap \text{mem\_accesses } E). (e, e') \in X.\text{memory\_order}) \vee$ 
         $(\forall e' \in (es \cap \text{mem\_accesses } E). (e', e) \in X.\text{memory\_order})) \wedge$ 
       $X.rfmap \in \text{reads\_from\_map\_candidates } E \wedge$ 
      check_rfmap_written  $E X \wedge$ 
      check_rfmap_initial  $E X$ 
    
```

```

linear_valid_execution  $E X =$ 
  linear_order  $X.\text{memory\_order}$  ( $\text{mem\_accesses } E$ )  $\wedge$ 
  finite_prefixes  $X.\text{memory\_order}$  ( $\text{mem\_accesses } E$ )  $\wedge$ 

```

$$\begin{aligned}
& (\forall er \in (\text{mem_reads } E). \forall e \in (\text{mem_accesses } E). (er, e) \in \text{po_iico } E \implies (er, e) \in X.\text{memory_order}) \wedge \\
& (\forall ew_1 ew_2 \in (\text{mem_writes } E). (ew_1, ew_2) \in \text{po_iico } E \implies (ew_1, ew_2) \in X.\text{memory_order}) \wedge \\
& (\forall ew \in (\text{mem_writes } E). \forall er \in (\text{mem_reads } E). \forall ef \in (\text{mfences } E). \\
& \quad (ew, ef) \in \text{po_iico } E \wedge (ef, er) \in \text{po_iico } E \implies (ew, er) \in X.\text{memory_order}) \wedge \\
& (\forall e_1 e_2 \in (\text{mem_accesses } E). \forall es \in (E.\text{atomicity}). \\
& \quad (e_1 \in es \vee e_2 \in es) \wedge (e_1, e_2) \in \text{po_iico } E \\
& \quad \implies (e_1, e_2) \in X.\text{memory_order}) \wedge \\
& (\forall es \in (E.\text{atomicity}). \forall e \in (\text{mem_accesses } E \setminus es). \\
& \quad (\forall e' \in (es \cap \text{mem_accesses } E). (e, e') \in X.\text{memory_order}) \vee \\
& \quad (\forall e' \in (es \cap \text{mem_accesses } E). (e', e) \in X.\text{memory_order})) \wedge \\
& X.rfmap \in \text{reads_from_map_candidates } E \wedge \\
& \text{check_rfmap_written } E X \wedge \\
& \text{check_rfmap_initial } E X
\end{aligned}$$

$$\begin{aligned}
\text{max_state_updates } E X l = & \\
\{ \text{value_of } ew \mid ew \in \text{maximal_elements} & \\
\{ ew' \mid ew' \in \text{writes } E \wedge (\text{loc } ew' = \text{SOME } l) \} \\
(\text{case } l \text{ of} & \\
\text{LOCATION_MEM } a \rightarrow X.\text{memory_order} & \\
\parallel \text{LOCATION_REG } p r \rightarrow \text{po_iico } E) \}
\end{aligned}$$

$$\begin{aligned}
(\text{check_final_state } E X \text{ NONE} = & \\
\neg(\text{finite } E.\text{events})) \wedge & \\
(\text{check_final_state } E X (\text{SOME } final_state) = & \\
\text{finite } E.\text{events} \wedge & \\
(\forall l. & \\
\text{if } (\text{max_state_updates } E X l) = \{\} \text{ then} & \\
final_state \ l = X.\text{initial_state } l & \\
\text{else} & \\
final_state \ l \in \text{max_state_updates } E X l)) &
\end{aligned}$$

Part II

typesetting

ve6

9

$\lessdot_{order} = order$

$e \lessdot_{order} e' = (e, e') \in order$

$e \not\lessdot_{order} e' = (e, e') \notin order$

previous_writes $E er order =$
 $\{ew' \mid ew' \in \text{writes } E \wedge ew' \lessdot_{order} er \wedge (\text{loc } ew' = \text{loc } er)\}$

check_rfmap_written $E X =$
 $\forall(ew, er) \in (X.rfmap).$
if $ew \in \text{mem_accesses } E$ **then**
 $ew \in \text{maximal_elements}(\text{previous_writes } E er (\lessdot_{X.memory_order}) \cup$
 $\text{previous_writes } E er (\lessdot_{(\text{po_iico } E)})$
 $(\lessdot_{X.memory_order})$
else (* $ew \in \text{reg_accesses } E$ *)
 $ew \in \text{maximal_elements}(\text{previous_writes } E er (\lessdot_{(\text{po_iico } E)}))(\lessdot_{(\text{po_iico } E)})$

check_rfmap_initial $E X =$
 $\forall er \in (\text{reads } E \setminus \text{range } X.rfmap).$
 $(\exists l.(\text{loc } er = \text{SOME } l) \wedge (\text{value_of } er = X.initial_state l)) \wedge$
 $(\text{previous_writes } E er (\lessdot_{X.memory_order}) \cup$
 $\text{previous_writes } E er (\lessdot_{(\text{po_iico } E)}) = \{\})$

ve1 $E X =$
 $\text{partial_order}(\lessdot_{X.memory_order})(\text{mem_accesses } E)$

ve2 $E X =$
 $\text{linear_order}((\lessdot_{X.memory_order})|_{(\text{mem_writes } E)})(\text{mem_writes } E)$

ve3 $E X =$
 $\text{finite_prefixes}(\lessdot_{X.memory_order})(\text{mem_accesses } E)$

ve4 $E X =$
 $\forall ew \in (\text{mem_writes } E).$
 $\text{finite}\{er \mid er \in E.events \wedge (\text{loc } er = \text{loc } ew) \wedge$
 $er \not\lessdot_{X.memory_order} ew \wedge ew \not\lessdot_{X.memory_order} er\}$

ve5 $E X =$
 $\forall er \in (\text{mem_reads } E). \forall e \in (\text{mem_accesses } E).$
 $er \lessdot_{(\text{po_iico } E)} e \implies er \lessdot_{X.memory_order} e$

ve6 $E X =$
 $\forall ew_1 \ ew_2 \in (\text{mem_writes } E).$
 $ew_1 <_{(\text{po_iico } E)} ew_2 \implies ew_1 <_{X.\text{memory_order}} ew_2$

ve7 $E X =$
 $\forall ew \in (\text{mem_writes } E). \forall er \in (\text{mem_reads } E). \forall ef \in (\text{mfences } E).$
 $(ew <_{(\text{po_iico } E)} ef \wedge ef <_{(\text{po_iico } E)} er) \implies ew <_{X.\text{memory_order}} er$

ve8 $E X =$
 $\forall e_1 \ e_2 \in (\text{mem_accesses } E). \forall es \in (E.\text{atomicity}).$
 $((e_1 \in es \vee e_2 \in es) \wedge e_1 <_{(\text{po_iico } E)} e_2) \implies e_1 <_{X.\text{memory_order}} e_2$

ve9 $E X =$
 $\forall es \in (E.\text{atomicity}). \forall e \in (\text{mem_accesses } E \setminus es).$
 $(\forall e' \in (es \cap \text{mem_accesses } E). e <_{X.\text{memory_order}} e') \vee$
 $(\forall e' \in (es \cap \text{mem_accesses } E). e' <_{X.\text{memory_order}} e)$

ve10 $E X = \text{reads_from_map_candidates } E X.rfmap$

Part III

more typesetting

$$f \oplus (k \mapsto v) = (k \mapsto v)f$$

Read from memory

$$\frac{\text{not_blocked } s.p \wedge (s.M.a = \text{SOME } v) \wedge \text{no_pending } (s.B.p)a}{s \xrightarrow{\text{EVT } p \text{ (ACCESS R (LOCATION_MEM } a)v)} s}$$

Read from write buffer

$$\frac{\text{not_blocked } s.p \wedge (\exists b_1 b_2. (s.B.p = b_1 ++ [(a, v)] ++ b_2) \wedge \text{no_pending } b_1.a)}{s \xrightarrow{\text{EVT } p \text{ (ACCESS R (LOCATION_MEM } a)v)} s}$$

Read from register

$$\frac{(s.R.p.r = \text{SOME } v)}{s \xrightarrow{\text{EVT } p \text{ (ACCESS R (LOCATION_REG } p.r)v)} s}$$

Write to write buffer

$$\frac{}{s \xrightarrow{\text{T}} s \oplus \langle\!\langle B := s.B \oplus (p \mapsto [(a, v)] ++ (s.B.p)) \rangle\!\rangle}$$

Write from write buffer to memory

$$\frac{\text{not_blocked } s.p \wedge (s.B.p = b ++ [(a, v)])}{s \xrightarrow{\text{TAU}} s \oplus \langle\!\langle M := s.M \oplus (a \mapsto \text{SOME } v); B := s.B \oplus (p \mapsto b) \rangle\!\rangle}$$

Write to register

$$\frac{}{s \xrightarrow{\text{T}} s \oplus \langle\!\langle R := s.R \oplus (p \mapsto ((s.R.p) \oplus (r \mapsto \text{SOME } v))) \rangle\!\rangle}$$

Barrier

$$\frac{(b = \text{MFENCE}) \implies (s.B.p = [])}{s \xrightarrow{\text{EVT } p \text{ (BARRIER } b)} s}$$

Lock

$$\frac{(s.L = \text{NONE}) \wedge (s.B.p = [])}{s \xrightarrow{\text{LOCK } p} s \oplus \langle\!\langle L := \text{SOME } p \rangle\!\rangle}$$

Unlock

$$\frac{(s.L = \text{SOME } p) \wedge (s.B.p = [])}{s \xrightarrow{\text{UNLOCK } p} s \oplus \langle\!\langle L := \text{NONE} \rangle\!\rangle}$$

Part IV

lts_memory_model

clause_name $x = \mathbf{T}$

machine_state = $\{ R : \text{proc} \rightarrow 'reg \rightarrow \text{value option}; (* \text{per-processor registers} *)$
 $M : \text{address} \rightarrow \text{value option}; (* \text{main memory} *)$
 $B : \text{proc} \rightarrow (\text{address} \# \text{value})\text{list}; (* \text{per-processor write buffers} *)$
 $L : \text{proc option} (* \text{which processor holds the lock} *) \}$

not_blocked $s p = (s.L = \text{NONE}) \vee (s.L = \text{SOME } p)$

no_pending $b a = \neg(\exists v'. \text{MEM}(a, v') b)$

label = TAU | EVT OF proc ('reg action) | LOCK OF proc | UNLOCK OF proc

($\forall s a v p.$
clause_name “read-mem” \wedge
not_blocked $s p \wedge$
 $(s.M a = \text{SOME } v) \wedge$
no_pending $(s.B p)a$
 \implies
machine_trans s
(EVT p (ACCESS R (LOCATION_MEM a) v))
 $s \wedge$

($\forall s a v p.$
clause_name “read-buffer” \wedge
not_blocked $s p \wedge$
 $(\exists b_1 b_2. (s.B p = b_1 ++ [(a, v)] ++ b_2) \wedge \text{no_pending } b_1 a)$
 \implies
machine_trans s
(EVT p (ACCESS R (LOCATION_MEM a) v))
 $s \wedge$

($\forall s r v p.$
clause_name “read-reg” \wedge
(*not_blocked $s p / \backslash *$)
 $(s.R p r = \text{SOME } v)$
 \implies
machine_trans s
(EVT p (ACCESS R (LOCATION_REG $p r$) v))
 $s \wedge$

($\forall s a v p s'.$
clause_name “write-buffer” \wedge
(*not_blocked $s p / \backslash *$)
 $(s' = \{ R := s.R;$
 $M := s.M;$

$B := (p \mapsto (a, v) \in s.B \ p) s.B;$
 $L := s.L \})$
 \implies
 machine_trans s
 $(\text{EVT } p \ (\text{ACCESS W (LOCATION_MEM } a)v))$
 $s' \wedge$
 $(\forall s \ a \ v \ p \ b \ s'.$
 clause_name “write-mem” \wedge
 not_blocked $s \ p \wedge$
 $(s.B \ p = b \ ++[(a, v)]) \wedge$
 $(s' = \{ R := s.R;$
 $M := (a \mapsto \text{SOME } v) s.M;$
 $B := (p \mapsto b) s.B;$
 $L := s.L \})$
 \implies
 machine_trans $s \ \text{TAU } s' \wedge$
 $(\forall s \ r \ v \ p \ s'.$
 clause_name “write-reg” \wedge
 $(* \text{not_blocked } s \ p *)$
 $(s' = \{ R := (p \mapsto (r \mapsto \text{SOME } v)(s.R \ p)) s.R;$
 $M := s.M;$
 $B := s.B;$
 $L := s.L \})$
 \implies
 machine_trans s
 $(\text{EVT } p \ (\text{ACCESS W (LOCATION_REG } p \ r)v))$
 $s' \wedge$
 $(\forall s \ p.$
 clause_name “barrier” \wedge
 $(* \text{not_blocked } s \ p / *)$
 $(s.B \ p = [])$
 \implies
 machine_trans $s \ (\text{EVT } p \ (\text{BARRIER MFENCE})) s \wedge$
 $(\forall s \ p \ b.$
 clause_name “nop” \wedge
 $(* \text{not_blocked } s \ p / *)$
 $b \neq \text{MFENCE}$
 \implies
 machine_trans $s \ (\text{EVT } p \ (\text{BARRIER } b)) s \wedge$
 $(\forall s \ p \ s'.$
 clause_name “lock” \wedge
 $(s.L = \text{NONE}) \wedge$
 $(s.B \ p = []) \wedge$
 $(s' = \{ R := s.R;$

```


$$\begin{aligned}
& M := s.M; \\
& B := s.B; \\
& L := \text{SOME } p \}) \\
\implies & \text{machine\_trans } s (\text{LOCK } p)s' \wedge \\
& (\forall s p s'. \\
& \text{clause\_name} \text{``unlock''} \wedge \\
& (s.L = \text{SOME } p) \wedge \\
& (s.B p = []) \wedge \\
& (s' = \{ R := s.R; \\
& \quad M := s.M; \\
& \quad B := s.B; \\
& \quad L := \text{NONE} \}) \\
\implies & \text{machine\_trans } s (\text{UNLOCK } p)s')
\end{aligned}$$


```

```


$$\begin{aligned}
& \text{machine\_state\_to\_state\_constraint } s = \\
& \lambda l. \\
& \text{case } l \text{ of} \\
& \quad \text{LOCATION\_MEM } a \rightarrow s.M a \\
& \parallel \text{LOCATION\_REG } p r \rightarrow s.R p r
\end{aligned}$$


```

```


$$\begin{aligned}
& \text{machine\_final\_state } path = \\
& \text{if finite } path \text{ then} \\
& \quad \text{SOME } (\text{machine\_state\_to\_state\_constraint } (\text{last } path)) \\
& \text{else} \\
& \quad \text{NONE}
\end{aligned}$$


```

```


$$\begin{aligned}
& \text{machine\_init\_state } sc = \\
& \{ R := (\lambda p r. sc (\text{LOCATION\_REG } p r)); \\
& \quad M := (\lambda a. sc (\text{LOCATION\_MEM } a)); \\
& \quad B := (\lambda p. []); \\
& \quad L := \text{NONE} \}
\end{aligned}$$


```

`is_init s = ∃sc.s = machine_init_state sc`

```


$$\begin{aligned}
& \text{evt\_machine\_state} = \{ \\
& \quad (* \text{ Per processor registers, annotated with the event that last wrote it *} \\
& \quad eR : \text{proc} \rightarrow 'reg \rightarrow (\text{value} \# 'reg \text{ event option}) \text{ option}; \\
& \quad (* \text{ main memory, annotated with the event that last wrote it *} \\
& \quad eM : \text{address} \rightarrow (\text{value} \# 'reg \text{ event option}) \text{ option}; \\
& \quad (* \text{ Per processor FIFO write buffers *} \\
& \quad eB : \text{proc} \rightarrow 'reg \text{ event list}; \\
& \quad (* \text{ Which processor holds the lock *} \\
& \quad eL : \text{proc option}
\end{aligned}$$


```

)

evt_not_blocked $s p = (s.eL = \text{NONE}) \vee (s.eL = \text{SOME } p)$

evt_no_pending $b a = \neg(\exists e. \text{MEM } e b \wedge (\text{loc } e = \text{SOME } (\text{LOCATION_MEM } a)))$

```
evt_machine_label =
TAUEVT of 'reg event
| REVT of 'reg event 'reg event option
| WEVT of 'reg event
| BEVT of 'reg event
| LOCKE of proc 'reg event set
| UNLOCKE of proc 'reg event set
```

$(\forall s a v p er ew_opt.$
 $\text{clause_name} \text{``evt-read-mem''} \wedge$
 $\text{evt_not_blocked } s p \wedge$
 $(\text{proc } er = p) \wedge$
 $(er.\text{action} = \text{ACCESS } R (\text{LOCATION_MEM } a)v) \wedge$
 $(s.eM a = \text{SOME } (v, ew_opt)) \wedge$
 $\text{evt_no_pending } (s.eB p)a$
 \implies
 $\text{evt_machine_trans } s (\text{REVT } er ew_opt)s) \wedge$

$(\forall s a v p er ew.$
 $\text{clause_name} \text{``evt-read-buffer''} \wedge$
 $\text{evt_not_blocked } s p \wedge$
 $(\text{proc } er = p) \wedge$
 $(er.\text{action} = \text{ACCESS } R (\text{LOCATION_MEM } a)v) \wedge$
 $(ew.\text{action} = \text{ACCESS } W (\text{LOCATION_MEM } a)v) \wedge$
 $(\exists b_1 b_2. (s.eB p = b_1 ++[ew] ++b_2) \wedge \text{evt_no_pending } b_1 a)$
 \implies
 $\text{evt_machine_trans } s (\text{REVT } er (\text{SOME } ew))s) \wedge$

$(\forall s r v p er ew_opt.$
 $\text{clause_name} \text{``evt-read-reg''} \wedge$
 $(\text{*evt_not_blocked } s p / \text{*})$
 $(\text{proc } er = p) \wedge$
 $(er.\text{action} = \text{ACCESS } R (\text{LOCATION_REG } p r)v) \wedge$
 $(s.eR p r = \text{SOME } (v, ew_opt))$
 \implies
 $\text{evt_machine_trans } s (\text{REVT } er ew_opt)s) \wedge$

$(\forall s a v p ew s'.$
 $\text{clause_name} \text{``evt-write-buffer''} \wedge$
 $(\text{*evt_not_blocked } s p / \text{*})$
 $(\text{proc } ew = p) \wedge$

$(ew.action = \text{ACCESS W (LOCATION_MEM } a)v) \wedge$
 $(s' = \langle\!\langle eR := s.eR;$
 $\quad eM := s.eM;$
 $\quad eB := (p \mapsto ew \in s.eB p)s.eB;$
 $\quad eL := s.eL\rangle\!\rangle)$
 \implies
 $\text{evt_machine_trans } s (\text{WEVT } ew)s' \wedge$

 $(\forall s a v p ew b s'.$
 $\text{clause_name "evt-write-mem"} \wedge$
 $\text{evt_not_blocked } s p \wedge$
 $(\text{proc } ew = p) \wedge$
 $(ew.action = \text{ACCESS W (LOCATION_MEM } a)v) \wedge$
 $(s.eB p = b ++[ew]) \wedge$
 $(s' = \langle\!\langle eR := s.eR;$
 $\quad eM := (a \mapsto \text{SOME } (v, \text{SOME } ew))s.eM;$
 $\quad eB := (p \mapsto b)s.eB;$
 $\quad eL := s.eL\rangle\!\rangle)$
 \implies
 $\text{evt_machine_trans } s (\text{TAUEVT } ew)s' \wedge$

 $(\forall s r v p ew s'.$
 $\text{clause_name "evt-write-reg"} \wedge$
 $(* \text{evt_not_blocked } s p / \ast)$
 $(\text{proc } ew = p) \wedge$
 $(ew.action = \text{ACCESS W (LOCATION_REG } p r)v) \wedge$
 $(s' = \langle\!\langle eR := (p \mapsto (r \mapsto \text{SOME } (v, \text{SOME } ew))(s.eR p))s.eR;$
 $\quad eM := s.eM;$
 $\quad eB := s.eB;$
 $\quad eL := s.eL\rangle\!\rangle)$
 \implies
 $\text{evt_machine_trans } s (\text{WEVT } ew)s' \wedge$

 $(\forall s p eb.$
 $\text{clause_name "evt-barrier"} \wedge$
 $(* \text{evt_not_blocked } s p / \ast)$
 $(\text{proc } eb = p) \wedge$
 $(eb.action = \text{BARRIER MFENCE}) \wedge$
 $(s.eB p = [])$
 \implies
 $\text{evt_machine_trans } s (\text{BEVT } eb)s \wedge$

 $(\forall s eb.$
 $\text{clause_name "evt-nop"} \wedge$
 $(* \text{not_blocked } s p / \ast)$
 $((eb.action = \text{BARRIER SFENCE}) \vee (eb.action = \text{BARRIER LFENCE}))$
 \implies
 $\text{evt_machine_trans } s (\text{BEVT } eb)s \wedge$

```

(∀s p s' es.
 clause_name “evt-lock” ∧
 (s.eL = NONE) ∧
 (s.eB p = []) ∧
 (s' = { eR := s.eR;
          eM := s.eM;
          eB := s.eB;
          eL := SOME p })
 ==>
 evt_machine_trans s (LOCKE p es)s' ∧

(∀s p s' es.
 clause_name “evt-unlock” ∧
 (s.eL = SOME p) ∧
 (s.eB p = []) ∧
 (s' = { eR := s.eR;
          eM := s.eM;
          eB := s.eB;
          eL := NONE })
 ==>
 evt_machine_trans s (UNLOCKE p es)s')

evt_machine_state_to_state_constraint s =
λl.
case l of
  LOCATION_MEM a → OPTION_MAP FST (s.eM a)
  || LOCATION_REG p r → OPTION_MAP FST (s.eR p r)

evt_machine_final_state path =
if finite path then
  SOME (evt_machine_state_to_state_constraint (last path))
else
  NONE

evt_machine_init_state sc =
{ eR := (λp r. OPTION_MAP (λv.(v, NONE))(sc (LOCATION_REG p r)));
  eM := (λa. OPTION_MAP (λv.(v, NONE))(sc (LOCATION_MEM a)));
  eB := (λp.[]);
  eL := NONE }

evt_is_init s = ∃sc.s = evt_machine_init_state sc

(get_orig_event (REVT e _) = SOME e) ∧
(get_orig_event (WEVT e) = SOME e) ∧
(get_orig_event (BEVT e) = SOME e) ∧
(get_orig_event _ = NONE)

```

```

locked_segment path i j p =
j + 1 ∈ PL path ∧
i < j ∧
(∃es. nth_label i path = LOCKE p es) ∧
(∃es. nth_label j path = UNLOCKE p es) ∧
(∀k es. i < k ∧ k < j ⇒ nth_label k path ≠ UNLOCKE p es)

okEpath E path =
(* The REvt, WEvt and BEvt labels are exactly the set of events *)
(E.events = {e | ∃i. i + 1 ∈ PL path ∧ (get_orig_event (nth_label i path) = SOME e)}) ∧
(* No REvt, WEvt, or BEvt appears twice as a label *)
(∀i j e1 e2.
i + 1 ∈ PL path ∧ j + 1 ∈ PL path ∧
(get_orig_event (nth_label i path) = SOME e1) ∧ (get_orig_event (nth_label j path) = SOME e2) ∧
(e1 = e2)
⇒
(i = j)) ∧
(* The REvt, WEvt, and BEvt parts of the trace follow po_iico *)
(∀(e1, e2) ∈ (po_iico E). ∃i j.
i < j ∧ j + 1 ∈ PL path ∧
(get_orig_event (nth_label i path) = SOME e1) ∧ (get_orig_event (nth_label j path) = SOME e2)) ∧
(* atomic sets of events are properly bracketed by lock/unlock pairs *)
(∀es ∈ (E.atomicity).

∃i j p.
locked_segment path i j p ∧
({e | e ∈ es ∧ e ∈ mem_accesses E}
=
{e | ∃k. i < k ∧ k < j ∧
(get_orig_event (nth_label k path) = SOME e) ∧
e ∈ mem_accesses E ∧
(proc e = p)}))

okMpath path =
evt_is_init (first path) ∧
okpath evt_machine_trans path ∧
∀i e.
i + 1 ∈ PL path ∧ (nth_label i path = WEVT e) ∧ is_mem_access e
⇒
∃j. j + 1 ∈ PL path ∧ i < j ∧ (nth_label j path = TAU_EVT e)

erase_state s s' =
(∀p r. s'.R p r = OPTION_MAP FST (s.eR p r)) ∧
(∀a. s'.M a = OPTION_MAP FST (s.eM a)) ∧
(∀p. (LENGTH (s'.B p) = LENGTH (s.eB p)) ∧
∀n. n < LENGTH (s.eB p) ⇒
∃e a v. (EL n (s.eB p) = e) ∧
(proc e = p) ∧
(e.action = ACCESS W (LOCATION_MEM a)v) ∧

```

$$\begin{aligned}
& (\text{EL } n (s'.B p) = (a, v)) \wedge \\
& (s'.L = s.eL) \\
\\
& (\text{erase_label (TAU_EVT _) = TAU}) \wedge \\
& (\text{erase_label (REVT } e _) = \text{EVT } (\text{proc } e).e.action) \wedge \\
& (\text{erase_label (WEVT } e) = \text{EVT } (\text{proc } e).e.action) \wedge \\
& (\text{erase_label (BEVT } e) = \text{EVT } (\text{proc } e).e.action) \wedge \\
& (\text{erase_label (LOCKE } p es) = \text{LOCK } p) \wedge \\
& (\text{erase_label (UNLOCKE } p es) = \text{UNLOCK } p) \\
\\
& (\text{annotated_labels TAU } ew e_opt = \{\text{TAU_EVT } ew\}) \wedge \\
& (\text{annotated_labels (EVT } p (\text{ACCESS R } l v))ew e_opt = \\
& \quad \{\text{REVT } e e_opt \mid e \mid (e.action = \text{ACCESS R } l v) \wedge (p = \text{proc } e)\}) \wedge \\
& (\text{annotated_labels (EVT } p (\text{ACCESS W } l v))ew e_opt = \\
& \quad \{\text{WEVT } e \mid (e.action = \text{ACCESS W } l v) \wedge (p = \text{proc } e)\}) \wedge \\
& (\text{annotated_labels (EVT } p (\text{BARRIER } b))ew e_opt = \\
& \quad \{\text{BEVT } e \mid (e.action = \text{BARRIER } b) \wedge (p = \text{proc } e)\}) \wedge \\
& (\text{annotated_labels (LOCK } p es)ew e_opt = \\
& \quad \{\text{LOCKE } p es \mid es \mid \mathbf{T}\}) \wedge \\
& (\text{annotated_labels (UNLOCK } p)ew e_opt = \\
& \quad \{\text{UNLOCKE } p es \mid es \mid \mathbf{T}\})
\end{aligned}$$

Part V

lts_erasure

Theorem 1

$$\forall sc. \text{erase_state}(\text{evt_machine_init_state } sc)(\text{machine_init_state } sc)$$
Theorem 2

$$\begin{aligned} & \forall s s'. \\ & \text{erase_state } s s' \\ & \implies (\text{evt_machine_state_to_state_constraint } s = \\ & \text{machine_state_to_state_constraint } s') \end{aligned}$$
Theorem 3

$$\begin{aligned} & \forall l l' ew er_opt. \\ & l \in \text{annotated_labels } l' ew er_opt \\ & \implies (l' = \text{erase_label } l) \end{aligned}$$
Theorem 4

$$\begin{aligned} & \forall s_1 l s_2 s'_1. \\ & \text{evt_machine_trans } s_1 l s_2 \wedge \\ & \text{erase_state } s_1 s'_1 \\ & \implies \exists s'_2. \\ & \text{erase_state } s_2 s'_2 \wedge \\ & \text{machine_trans } s'_1 (\text{erase_label } l) s'_2 \end{aligned}$$
Theorem 5

$$\begin{aligned} & \forall s'_1 l' s'_2 s_1. \\ & \text{machine_trans } s'_1 l' s'_2 \wedge \\ & \text{erase_state } s_1 s'_1 \\ & \implies \exists ew ew_opt. \\ & \forall l. l \in \text{annotated_labels } l' ew ew_opt \implies \\ & \exists s_2. \text{erase_state } s_2 s'_2 \wedge \text{evt_machine_trans } s_1 l s_2 \end{aligned}$$

Part VI

linear_valid_execution

Theorem 6

$$\forall E X. \text{linear_valid_execution } E X \implies \text{valid_execution } E X$$
Theorem 7

$$\begin{aligned} & \forall E X \text{ memory_order'}. \\ & \text{valid_execution } E X \wedge \\ & X.\text{memory_order} \subseteq \text{memory_order}' \wedge \\ & \text{linear_order } \text{memory_order}' (\text{mem_accesses } E) \wedge \\ & \text{finite_prefixes } \text{memory_order}' (\text{mem_accesses } E) \wedge \\ & (\forall er \in (\text{mem_reads } E). \forall ew \in (\text{mem_writes } E). \\ & (\text{loc } er = \text{loc } ew) \wedge (ew, er) \in \text{memory_order}' \implies (ew, er) \in X.\text{memory_order}) \\ & \implies \\ & \text{linear_valid_execution } E (X \oplus \text{memory_order} := \text{memory_order}') \end{aligned}$$

$$\begin{aligned} & \text{complete_memory_order } E \text{ memory_order} = \\ & \text{memory_order} \cup \\ & \{(e_1, e_2) \mid \exists ew \ er. (ew, er) \notin \text{memory_order} \wedge (er, ew) \notin \text{memory_order} \wedge \\ & \quad ew \in \text{mem_writes } E \wedge er \in \text{mem_reads } E \wedge (\text{loc } ew = \text{loc } er) \wedge \\ & \quad (e_1, er) \in \text{memory_order} \wedge (ew, e_2) \in \text{memory_order}\} \end{aligned}$$
Theorem 8

$$\begin{aligned} & \forall E X. \\ & \text{well_formed_event_structure } E \wedge \\ & \text{valid_execution } E X \\ & \implies \\ & \exists \text{memory_order'}. \\ & X.\text{memory_order} \subseteq \text{memory_order}' \wedge \\ & \text{linear_order } \text{memory_order}' (\text{mem_accesses } E) \wedge \\ & \text{finite_prefixes } \text{memory_order}' (\text{mem_accesses } E) \wedge \\ & (\forall er \in (\text{mem_reads } E). \forall ew \in (\text{mem_writes } E). \\ & (\text{loc } er = \text{loc } ew) \wedge (ew, er) \in \text{memory_order}' \implies (ew, er) \in X.\text{memory_order}) \end{aligned}$$

Part VII

lts_trace

no_dup_writes $path =$
 $\forall i j \text{ } ew.$
 $SUC \ i \in PL \ path \wedge$
 $SUC \ j \in PL \ path \wedge$
 $(\text{nth_label } i \ path = \text{WEVT } ew) \wedge$
 $(\text{nth_label } j \ path = \text{WEVT } ew)$
 \implies
 $(i = j)$

Theorem 9

$\forall path \ j \ e.$
 $\text{okMpath } path \wedge$
 $j + 1 \in PL \ path \wedge$
 $(\text{nth_label } j \ path = \text{TAUEVT } e)$
 \implies
 $\exists i. i < j \wedge (\text{nth_label } i \ path = \text{WEVT } e) \wedge \text{is_mem_access } e$

Theorem 10

$\forall path \ i \ j \ ew_1 \ ew_2.$
 $\text{okMpath } path \wedge$
 $j + 1 \in PL \ path \wedge$
 $i < j \wedge$
 $(\text{proc } ew_1 = \text{proc } ew_2) \wedge$
 $(\text{nth_label } i \ path = \text{TAUEVT } ew_1) \wedge$
 $(\text{nth_label } j \ path = \text{TAUEVT } ew_2)$
 \implies
 $\exists k. l. k < i \wedge l < j \wedge k < l \wedge$
 $(\text{nth_label } k \ path = \text{WEVT } ew_1) \wedge (\text{nth_label } l \ path = \text{WEVT } ew_2)$

Theorem 11

$\forall path \ i \ e_1 \ e_2.$
 $\text{okMpath } path \wedge$
 $i + 1 \in PL \ path \wedge$
 $(\text{nth_label } i \ path = \text{REVT } e_1 \ e_2)$
 \implies
 $\exists l \ v. e_1.\text{action} = \text{ACCESS R } l \ v$

Theorem 12

$\forall path \ i \ e.$
 $\text{okMpath } path \wedge$
 $i + 1 \in PL \ path \wedge$
 $(\text{nth_label } i \ path = \text{WEVT } e)$
 \implies
 $\exists l \ v. e.\text{action} = \text{ACCESS W } l \ v$

Theorem 13

$\forall path \ i \ e.$
 $\text{okMpath } path \wedge$

$$\begin{aligned}
 & i + 1 \in \text{PL_path} \wedge \\
 & (\text{nth_label } i \text{ path} = \text{BEVT } e) \\
 \implies & \exists f.e.\text{action} = \text{BARRIER } f
 \end{aligned}$$

Theorem 14

$$\begin{aligned}
 & \forall \text{path } i \text{ } e. \\
 & \text{okMpath } \text{path} \wedge \\
 & i + 1 \in \text{PL_path} \wedge \\
 & (\text{nth_label } i \text{ path} = \text{WEVT } e) \wedge \\
 & \text{is_mem_access } e \\
 \implies & \exists j.j + 1 \in \text{PL_path} \wedge i < j \wedge (\text{nth_label } j \text{ path} = \text{TAUEVT } e)
 \end{aligned}$$

Theorem 15

$$\begin{aligned}
 & \forall \text{path } i \text{ } j \text{ } ew_1 \text{ } ew_2. \\
 & \text{okMpath } \text{path} \wedge \\
 & j + 1 \in \text{PL_path} \wedge \\
 & i < j \wedge \\
 & (\text{proc } ew_1 = \text{proc } ew_2) \wedge \\
 & (\text{nth_label } i \text{ path} = \text{WEVT } ew_1) \wedge \\
 & (\text{nth_label } j \text{ path} = \text{WEVT } ew_2) \wedge \\
 & \text{is_mem_access } ew_1 \wedge \\
 & \text{is_mem_access } ew_2 \wedge \\
 & \text{no_dup_writes } \text{path} \\
 \implies & \exists k.l.l + 1 \in \text{PL_path} \wedge k < l \wedge (\text{nth_label } k \text{ path} = \text{TAUEVT } ew_1) \wedge (\text{nth_label } l \text{ path} = \text{TAUEVT } ew_2)
 \end{aligned}$$

Theorem 16

$$\begin{aligned}
 & \forall \text{path } i \text{ } j \text{ } ef \text{ } ew \text{ } p \text{ } es. \\
 & \text{okMpath } \text{path} \wedge \\
 & j + 1 \in \text{PL_path} \wedge \\
 & i < j \wedge \\
 & (((\text{nth_label } j \text{ path} = \text{BEVT } ef) \wedge (\text{proc } ef = \text{proc } ew) \wedge (ef.\text{action} = \text{BARRIER MFENCE})) \vee \\
 & (\text{nth_label } j \text{ path} = \text{UNLOCKE } (\text{proc } ew)es) \vee \\
 & (\text{nth_label } j \text{ path} = \text{LOCKE } (\text{proc } ew)es)) \wedge \\
 & (\text{nth_label } i \text{ path} = \text{WEVT } ew) \wedge \\
 & \text{is_mem_access } ew \\
 \implies & \exists k.k < j \wedge (\text{nth_label } k \text{ path} = \text{TAUEVT } ew)
 \end{aligned}$$

Theorem 17

$$\begin{aligned}
 & \forall \text{path } j \text{ } er \text{ } ew. \\
 & \text{okMpath } \text{path} \wedge \\
 & j + 1 \in \text{PL_path} \wedge \\
 & \text{no_dup_writes } \text{path} \wedge \\
 & (\text{nth_label } j \text{ path} = \text{REVT } er \text{ (SOME } ew))
 \implies
 \end{aligned}$$

$$\begin{aligned}
& (\text{loc } er = \text{loc } ew) \wedge \\
& (\text{value_of } er = \text{value_of } ew) \wedge \\
& (((\text{proc } er = \text{proc } ew) \wedge \\
& \exists i. \\
& i < j \wedge \\
& (\text{nth_label } i \text{ path} = \text{WEVT } ew) \wedge \\
& (\forall k. i < k \wedge k < j \implies \text{nth_label } k \text{ path} \neq \text{TAUEVT } ew) \wedge \\
& (\forall k. ew'. i < k \wedge k < j \wedge (\text{nth_label } k \text{ path} = \text{WEVT } ew') \wedge (\text{proc } er = \text{proc } ew') \implies \\
& \quad \text{loc } ew \neq \text{loc } ew')) \vee \\
& (\exists i. \\
& i < j \wedge \\
& (\text{nth_label } i \text{ path} = \text{TAUEVT } ew) \wedge \\
& (\forall k. ew'. k < j \wedge (\text{nth_label } k \text{ path} = \text{WEVT } ew') \wedge (\text{proc } er = \text{proc } ew') \wedge \\
& \quad (\text{loc } ew' = \text{loc } er) \implies \\
& \quad \exists l. k < l \wedge l < j \wedge (\text{nth_label } l \text{ path} = \text{TAUEVT } ew')) \wedge \\
& (\forall k. ew'. i < k \wedge k < j \wedge (\text{nth_label } k \text{ path} = \text{TAUEVT } ew') \implies \text{loc } ew \neq \text{loc } ew'))))
\end{aligned}$$
Theorem 18

$$\begin{aligned}
& \forall path \ i \ er. \\
& \text{okMpath } path \wedge \\
& i + 1 \in \text{PL } path \wedge \\
& (\text{nth_label } i \text{ path} = \text{REVT } er \text{ NONE}) \\
& \implies \\
& (\text{value_of } er = \text{evt_machine_state_to_state_constraint}(\text{first } path)(\text{the}(\text{loc } er))) \wedge \\
& \forall j. ew. \\
& j < i \wedge \\
& ((\text{nth_label } j \text{ path} = \text{TAUEVT } ew) \vee ((\text{nth_label } j \text{ path} = \text{WEVT } ew) \wedge (\text{proc } er = \text{proc } ew))) \\
& \implies \\
& \text{loc } ew \neq \text{loc } er
\end{aligned}$$
Theorem 19

$$\begin{aligned}
& \forall path \ i \ j \ k \ p \ e \ e'. \\
& \text{okMpath } path \wedge \\
& \text{locked_segment } path \ i \ k \ p \wedge \\
& i < j \wedge \\
& j < k \wedge \\
& \text{is_mem_access } e \wedge \\
& ((\text{nth_label } j \text{ path} = \text{REVT } e \ e') \vee \\
& (\text{nth_label } j \text{ path} = \text{TAUEVT } e)) \\
& \implies \\
& (\text{proc } e = p)
\end{aligned}$$
Theorem 20

$$\begin{aligned}
& \forall path \ i \ j \ ew. \\
& \text{okMpath } path \wedge \\
& \text{locked_segment } path \ i \ j \ (\text{proc } ew) \wedge \\
& \text{is_mem_access } ew \\
& \implies \\
& ((\exists k. i < k \wedge k < j \wedge (\text{nth_label } k \text{ path} = \text{WEVT } ew)) = \\
& (\exists k. i < k \wedge k < j \wedge (\text{nth_label } k \text{ path} = \text{TAUEVT } ew)))
\end{aligned}$$

Part VIII

lts_axiomatic_equiv

```

(get_mem_event (TAUEVT e) = SOME e) ∧
(get_mem_event (REVT e) =  

if is_mem_access e then  

    SOME e  

else  

    NONE) ∧  

(get_mem_event _ = NONE)

path_to_X path =  

⟨ memory_order :=  

  {(e1, e2) |  

   ∃j i l1 l2.  

    j + 1 ∈ PL path ∧ i ≤ j ∧  

    (nth_label i path = l1) ∧ (nth_label j path = l2) ∧  

    (get_mem_event l1 = SOME e1) ∧ (get_mem_event l2 = SOME e2)};  

  rfmap := {(ew, er) | (ew, er) | ∃i. i + 1 ∈ PL path ∧ (nth_label i path = REVT er (SOME ew))};  

  initial_state := evt_machine_state_to_state_constraint (first path)⟩

```

Theorem 21

```

∀E path.  

well_formed_event_structure E ∧  

okEpath E path ∧  

okMpath path  

==>  

linear_valid_execution E (path_to_X path)

```

```

memL E X =  

{TAUEVT e | e ∈ mem_writes E} ∪  

{REVT er NONE | er ∈ mem_reads E ∧ er ∉ range X.rfmap} ∪  

{REVT er (SOME ew) | er ∈ mem_reads E ∧ (ew, er) ∈ X.rfmap}

```

```

to_memL E X e =  

if e ∈ mem_writes E then  

TAUEVT e  

else if e ∈ mem_reads E ∧ e ∉ range X.rfmap then  

REVT e NONE  

else  

REVT e (SOME (CHOICE{ew | (ew, e) ∈ X.rfmap}))

```

```

localL E X =  

{REVT er NONE | er ∈ reads E ∧ er ∉ range X.rfmap} ∪  

{REVT er (SOME ew) | er ∈ reads E ∧ (ew, er) ∈ X.rfmap} ∪  

{WEVT e | e ∈ writes E} ∪  

{BEVT e | e ∈ fences E}

```

```
to_localL E X e =
```

```

if  $e \in \text{writes } E$  then
  WEVT  $e$ 
else if  $e \in \text{fences } E$  then
  BEVT  $e$ 
else if  $e \in \text{reads } E \wedge e \notin \text{range } X.rfmap$  then
  REVT  $e$  NONE
else
  REVT  $e$  (SOME (CHOICE{ $ew \mid (ew, e) \in X.rfmap$ }))

```

$\text{proc_es } es = \{\text{proc } e \mid e \in es\}$

$\text{lockL } E X =$
 $\{\text{LOCKE } p es \mid es \in E.\text{atomicity} \wedge (p \in \text{proc_es } es)\} \cup$
 $\{\text{UNLOCKE } p es \mid es \in E.\text{atomicity} \wedge (p \in \text{proc_es } es)\}$

$\text{allL } E X =$
 $\text{memL } E X \cup$
 $\text{localL } E X \cup$
 $\text{lockL } E X$

$(\text{Le } (\text{TAUEVT } e) = \text{SOME } e) \wedge$
 $(\text{Le } (\text{REVT } e) = \text{SOME } e) \wedge$
 $(\text{Le } (\text{WEVT } e) = \text{SOME } e) \wedge$
 $(\text{Le } (\text{BEVT } e) = \text{SOME } e) \wedge$
 $(\text{Le } _ = \text{NONE})$

$(\text{Les } (\text{LOCKE } p es) = \text{SOME } es) \wedge$
 $(\text{Les } (\text{UNLOCKE } p es) = \text{SOME } es) \wedge$
 $(\text{Les } _ = \text{NONE})$

$\text{lo1 } E X =$
 $\{(l, l') \mid l \in \text{memL } E X \wedge l' \in \text{memL } E X \wedge$
 $(\text{the } (\text{Le } l), \text{the } (\text{Le } l')) \in X.\text{memory_order}\}$

$\text{lo1_alt } E X =$
 $\{(\text{to_memL } E X e, \text{to_memL } E X e') \mid (e, e') \in X.\text{memory_order}\}$

$\text{lo2 } E X =$
 $\{(l, l') \mid l \in \text{localL } E X \wedge l' \in \text{localL } E X \wedge$
 $(\text{the } (\text{Le } l), \text{the } (\text{Le } l')) \in \text{po_iico } E\} \cup$
 $\{(\text{WEVT } e, \text{WEVT } e') \mid \text{WEVT } e \in \text{allL } E X \wedge \text{WEVT } e' \in \text{allL } E X \wedge$
 $(e, e') \in X.\text{memory_order} \wedge (\text{proc } e = \text{proc } e')\} \cup$
 $\{(l, \text{WEVT } e) \mid l \in \text{localL } E X \wedge \text{WEVT } e \in \text{allL } E X \wedge$
 $\exists e'. \text{WEVT } e' \in \text{localL } E X \wedge (\text{the } (\text{Le } l), e') \in \text{po_iico } E \wedge$
 $(e', e) \in X.\text{memory_order} \wedge (\text{proc } e' = \text{proc } e)\}$

$\text{lo2_alt } E X =$
 $\{(\text{to_localL } E X e, \text{to_localL } E X e') \mid (e, e') \in \text{po_iico } E\} \cup$
 $\{(\text{WEVT } e, \text{WEVT } e') \mid \text{WEVT } e \in \text{allL } E X \wedge \text{WEVT } e' \in \text{allL } E X \wedge$
 $\quad (e, e') \in X.\text{memory_order} \wedge (\text{proc } e = \text{proc } e')\} \cup$
 $\{(\text{to_localL } E X e'', \text{WEVT } e) \mid (e'', e) \mid$
 $\quad \text{WEVT } e \in \text{allL } E X \wedge$
 $\quad \exists e'. \text{WEVT } e' \in \text{localL } E X \wedge (e'', e') \in \text{po_iico } E \wedge$
 $\quad (e', e) \in X.\text{memory_order} \wedge (\text{proc } e' = \text{proc } e)\}$

$\text{lo3 } E X =$
 $\{(\text{WEVT } e, \text{TAUEVT } e) \mid \text{WEVT } e \in \text{allL } E X \wedge \text{TAUEVT } e \in \text{allL } E X\}$

$\text{lo4 } E X =$
 $\{(\text{TAUEVT } e, \text{BEVT } e') \mid \text{TAUEVT } e \in \text{allL } E X \wedge \text{BEVT } e' \in \text{allL } E X \wedge$
 $\quad e' \in \text{mfences } E \wedge (e, e') \in \text{po_iico } E\}$

$\text{lo5 } E X =$
 $\{(\text{LOCKE } p es, \text{LOCKE } p es) \mid \text{LOCKE } p es \in \text{lockL } E X\} \cup$
 $\{(\text{UNLOCKE } p es, \text{UNLOCKE } p es) \mid \text{LOCKE } p es \in \text{lockL } E X\} \cup$
 $\{(l_1, l_2) \mid l_1 \in \text{lockL } E X \wedge l_2 \in \text{lockL } E X \wedge$
 $\quad \text{the(L_es } l_1) \neq \text{the(L_es } l_2) \wedge$
 $\quad \exists e_1 e_2. e_1 \in \text{the(L_es } l_1) \wedge e_2 \in \text{the(L_es } l_2) \wedge$
 $\quad (e_1, e_2) \in X.\text{memory_order}\} \cup$
 $\{(\text{LOCKE } p es, \text{UNLOCKE } p es) \mid \text{LOCKE } p es \in \text{lockL } E X \wedge \text{UNLOCKE } p es \in \text{lockL } E X\}$

$\text{lo6 } E X =$
 $\{(\text{LOCKE } p es, l) \mid \text{LOCKE } p es \in \text{allL } E X \wedge l \in \text{allL } E X \wedge$
 $\quad \exists e. (\text{L_e } l = \text{SOME } e) \wedge e \in es \wedge e \in \text{mem_accesses } E\}$

$\text{lo7 } E X =$
 $\{(l, \text{UNLOCKE } p es) \mid l \in \text{memL } E X \wedge \text{UNLOCKE } p es \in \text{allL } E X \wedge$
 $\quad \exists e. (\text{L_e } l = \text{SOME } e) \wedge e \in es\}$

$\text{lo8 } E X =$
 $\{(\text{UNLOCKE } p es, l) \mid \text{UNLOCKE } p es \in \text{allL } E X \wedge l \in \text{allL } E X \wedge$
 $\quad \exists e e'. (\text{L_e } l = \text{SOME } e) \wedge e' \in es \wedge e \notin es \wedge$
 $\quad (e', e) \in X.\text{memory_order} \wedge$
 $\quad (l \notin \text{memL } E X \implies ((\text{proc } e = p) \wedge e \in \text{mem_accesses } E))\}$

$\text{lo9 } E X =$
 $\{(l, \text{LOCKE } p es) \mid l \in \text{memL } E X \wedge \text{LOCKE } p es \in \text{allL } E X \wedge$
 $\quad \exists e e'. (\text{L_e } l = \text{SOME } e) \wedge e' \in es \wedge e \notin es \wedge$
 $\quad (e, e') \in X.\text{memory_order}\}$

$\text{lo_events } E X =$

```

lo1 E X ∪ lo2 E X ∪
lo1 E X ∘ lo2 E X ∪
lo2 E X ∘ lo1 E X ∪
lo2 E X ∘ lo1 E X ∘ lo2 E X ∪
lo2 E X ∘ lo3 E X ∘ lo1 E X ∪
lo2 E X ∘ lo3 E X ∘ lo1 E X ∘ lo2 E X ∪
lo1 E X ∘ lo4 E X ∘ lo2 E X ∪
lo2 E X ∘ lo1 E X ∘ lo4 E X ∘ lo2 E X ∪
lo2 E X ∘ lo3 E X ∘ lo1 E X ∘ lo4 E X ∘ lo2 E X

```

lo68 E X = lo6 E X ∪ lo8 E X

lo79 E X = lo7 E X ∪ lo9 E X

```

lo E X =
lo_events E X ∪
lo5 E X ∪
lo5 E X ∘ lo68 E X ∘ lo_events E X ∪
lo5 E X ∘ lo68 E X ∘ lo_events E X ∪
lo_events E X ∘ lo79 E X ∘ lo5 E X ∪
lo_events E X ∘ lo79 E X ∘ lo5 E X ∘ lo68 E X ∘ lo_events E X

```

```

label_order E X =
{(l, l') | l ∈ memL E X ∧ l' ∈ memL E X ∧
          (the (Le l), the (Le l')) ∈ X.memory_order} ∪
{(l, l') | l ∈ localL E X ∧ l' ∈ localL E X ∧
          (the (Le l), the (Le l')) ∈ po_iico E} ∪
{({WEVT e}, TAU_EVT e) | WEVT e ∈ allL E X ∧ TAU_EVT e ∈ allL E X} ∪
{({TAU_EVT e}, BEVT e') | TAU_EVT e ∈ allL E X ∧ BEVT e' ∈ allL E X ∧
   e' ∈ mfences E ∧ (e, e') ∈ po_iico E} ∪
{({TAU_EVT e}, LOCKE p es) | TAU_EVT e ∈ allL E X ∧ LOCKE p es ∈ allL E X ∧
   e ≠ es ∧ ∃e'. e' ∈ es ∧ e' ∈ mem_accesses E ∧ (e, e') ∈ po_iico E} ∪
{({LOCKE p es}, l) | LOCKE p es ∈ allL E X ∧ l ∈ allL E X ∧
   ∃e.(Le l = SOME e) ∧ e ∈ es ∧ e ∈ mem_accesses E} ∪
{({l}, UNLOCKE p es) | l ∈ memL E X ∧ UNLOCKE p es ∈ allL E X ∧
   ∃e.(Le l = SOME e) ∧ e ∈ es} ∪
{({UNLOCKE p es}, l) | UNLOCKE p es ∈ allL E X ∧ l ∈ allL E X ∧
   ∃e e'.(Le l = SOME e) ∧ e' ∈ es ∧ e ≠ es ∧
   (e', e) ∈ X.memory_order ∧
   (l ∈ memL E X ∨ (e ∈ mem_accesses E ∧ (proc e = p))))} ∪
{({l}, LOCKE p es) | l ∈ memL E X ∧ LOCKE p es ∈ allL E X ∧
   ∃e e'.(Le l = SOME e) ∧ e' ∈ es ∧ e ≠ es ∧
   (e, e') ∈ X.memory_order} ∪
{({UNLOCKE p es}, LOCKE p' es') | UNLOCKE p es ∈ allL E X ∧ LOCKE p' es' ∈ allL E X ∧
   es ≠ es' ∧ ∃e e'. e ∈ es ∧ e' ∈ es' ∧ (e, e') ∈ X.memory_order} ∪
{({WEVT e}, WEVT e') | WEVT e ∈ allL E X ∧ WEVT e' ∈ allL E X ∧
   (e, e') ∈ X.memory_order ∧ (proc e = proc e')} ∪

```

Theorem 22
$$\begin{aligned} \forall E \ X. \\ \text{well_formed_event_structure } E \wedge \text{linear_valid_execution } E \ X \\ \implies \\ \text{partial_order } (\text{lo } E \ X)(\text{allL } E \ X) \end{aligned}$$
Theorem 23
$$\begin{aligned} \forall E \ X. \\ \text{well_formed_event_structure } E \wedge \text{linear_valid_execution } E \ X \\ \implies \\ \text{label_order } E \ X \subseteq \text{lo } E \ X \end{aligned}$$

Part IX

executable_checker

```

type_abbrev ch_reln : ('a#'a)list

ch_event_structure =⟨ ch_procs : proc list;
                     ch_events : ('reg event)list;
                     ch_intra_causality : ('reg event)ch_reln;
                     ch_atomicity : ('reg event)list list⟩

ch_execution_witness =⟨ (* the memory order is the transitive closure of the pairs in ch_memory_order *)
                        ch_memory_order : ('reg event)ch_reln;
                        ch_rfmap : 'reg event → 'reg event option;
                        ch_initial_state : 'reg location → value option⟩

subsetL r1 r2 = ∀x y. MEM (x, y)r1 ⇒ MEM (x, y)r2

(cross[]_ = []) ∧
(cross ((x, y) ∈ r)r' = MAP (λ(x', y').(x, y'))r' ++ cross r r')

tinsert (x, y)r =
let left = FILTER (λ(x', y').y' = x)r in
let right = FILTER (λ(x', y').x' = y)r in
(x, y) ∈ r ++
MAP (λ(x', y').(x', y))left ++
MAP (λ(x', y').(x, y'))right ++
cross left right

(tclose[]acc = acc) ∧
(tclose ((x, y) ∈ r)acc = tclose r (tinsert (x, y)acc))

transitiveL r =
∀x y z. MEM (x, y)r ∧ MEM (y, z)r ⇒ MEM (x, z)r

cis_mem_access e =
case e.action of
  ACCESS d (LOCATION_MEM a)v → T
  _ → F

is_mem_write e =
case e.action of
  ACCESS W (LOCATION_MEM a)v → T
  _ → F

is_mem_read e =
case e.action of
  ACCESS R (LOCATION_MEM a)v → T
  _ → F

```

$\| _ \rightarrow \mathbf{F}$

```
is_write  $e =$ 
case  $e.action$  of
  ACCESS W  $l\ v \rightarrow \mathbf{T}$ 
 $\| \_ \rightarrow \mathbf{F}$ 
```

```
is_read  $e =$ 
case  $e.action$  of
  ACCESS R  $l\ v \rightarrow \mathbf{T}$ 
 $\| \_ \rightarrow \mathbf{F}$ 
```

```
is_reg_write  $e =$ 
case  $e.action$  of
  ACCESS W (LOCATION_REG  $p\ x)v \rightarrow \mathbf{T}$ 
 $\| \_ \rightarrow \mathbf{F}$ 
```

```
is_reg_read  $e =$ 
case  $e.action$  of
  ACCESS R (LOCATION_REG  $p\ x)v \rightarrow \mathbf{T}$ 
 $\| \_ \rightarrow \mathbf{F}$ 
```

```
is_barrier  $e =$ 
case  $e.action$  of
  BARRIER MFENCE  $\rightarrow \mathbf{T}$ 
 $\| \_ \rightarrow \mathbf{F}$ 
```

```
check_po_iico intra  $e_1\ e_2 =$ 
if proc  $e_1 =$  proc  $e_2$  then
  if  $e_1.iid.poi < e_2.iid.poi$  then
     $\mathbf{T}$ 
  else if  $e_1.iid.poi = e_2.iid.poi$  then
     $e_1 \neq e_2 \wedge \text{MEM}(e_1, e_2)\text{intra}$ 
  else
     $\mathbf{F}$ 
else
   $\mathbf{F}$ 
```

```
check_po_iico_in_mo intra mo  $e_1\ e_2 =$ 
if check_po_iico intra  $e_1\ e_2$  then
  MEM ( $e_1, e_2$ )mo
else
   $\mathbf{T}$ 
```

```
barrier_separated intra barriers  $e_1\ e_2 =$ 
```

```
(proc e1 = proc e2) ∧
EXISTS (λeb. check_po_iico intra e1 eb ∧ check_po_iico intra eb e2)
    barriers
```

```
previous_writes1 er r =
MAP FST (FILTER (λ(ew, er'). (er' = er) ∧ is_write ew ∧ (loc ew = loc er))r)
```

```
previous_writes2 er intra es =
FILTER (λew. (loc ew = loc er) ∧ check_po_iico intra ew er)es
```

```
check_maximal1 x xs r =
MEM x xs ∧
EVERY (λx'. if x ≠ x' then ¬(MEM (x, x')r) else T)xs
```

```
check_maximal2 x xs intra =
MEM x xs ∧
EVERY (λx'. if x ≠ x' then ¬(check_po_iico intra x x') else T)xs
```

```
check_valid_execution E X =
let mo = tclose (FILTER (λ(e1, e2). e1 ≠ e2) X.ch_memory_order)[] in
let writes = FILTER is_write E.ch_events in
let reads = FILTER is_read E.ch_events in
let mwrites = FILTER is_mem_write writes in
let mreads = FILTER is_mem_read reads in
let barriers = FILTER is_barrier E.ch_events in
let intra = tclose E.ch_intra_causality[] in
(* partial order *)
EVERY (λ(e1, e2). e1 ≠ e2)mo ∧
EVERY (λ(e1, e2). cis_mem_access e1 ∧ cis_mem_access e2 ∧
        MEM e1 E.ch_events ∧ MEM e2 E.ch_events)X.ch_memory_order ∧
(* linear order on mwrites *)
EVERY (λe1. EVERY (λe2. if e1 ≠ e2 then
            MEM (e1, e2)mo ∨ MEM (e2, e1)mo
        else
            T)
        mwrites)
    mwrites ∧
(* po_iico in memory_order *)
EVERY (λer1. EVERY (λer2. check_po_iico_in_mo intra mo er1 er2)mreads)
    mreads ∧
EVERY (λer. EVERY (λew. check_po_iico_in_mo intra mo er ew)mwrites)
    mreads ∧
EVERY (λew1. EVERY (λew2. check_po_iico_in_mo intra mo ew1 ew2)mwrites)
    mwrites ∧
EVERY (λew.
    EVERY (λer.
```

```

if barrier_separated intra barriers ew er  $\vee$ 
    EXISTS  $(\lambda es. \text{MEM } ew es \vee \text{MEM } er es) E.ch\_atomicity$  then
        check_po_iico_in_mo intra mo ew er
    else
        T)
        mreads  $\wedge$ 
        mwrites  $\wedge$ 
        (* atomicity *)
        EVERY  $(\lambda es.$ 
            EVERY  $(\lambda e.$ 
                if  $\neg(\text{MEM } e es)$  then
                    EVERY  $(\lambda e'.$ 
                        if is_mem_read e' es  $\vee$  is_mem_write e' es then
                            MEM  $(e, e') mo$ 
                        else
                            T)
                            es  $\vee$ 
                        EVERY  $(\lambda e'.$ 
                            if is_mem_read e' es  $\vee$  is_mem_write e' es then
                                MEM  $(e', e) mo$ 
                            else
                                T)
                                es
                            else
                                T)
                                (mreads ++mwrites))
                    E.ch_atomicity  $\wedge$ 
                    (* rfc *)
                    EVERY  $(\lambda er.$ 
                        case X.ch_rfmap er of
                            SOME ew  $\rightarrow$ 
                                is_read er  $\wedge$  is_write ew  $\wedge$  MEM ew E.ch_events  $\wedge$ 
                                (loc er = loc ew)  $\wedge$  (value_of er = value_of ew)
                             $\parallel$  NONE  $\rightarrow$  T)
                            E.ch_events  $\wedge$ 
                            (* rfmap written and initial*)
                            EVERY  $(\lambda er.$ 
                                case X.ch_rfmap er of
                                    SOME ew  $\rightarrow$ 
                                        if is_mem_write ew then
                                            check_maximal1 ew (previous_writes1 er mo ++
                                                previous_writes2 er intra writes)mo
                                        else
                                            check_maximal2 ew (previous_writes2 er intra writes)intra
                                     $\parallel$  NONE  $\rightarrow$ 
                                        (case loc er of
                                            SOME l  $\rightarrow$ 
                                                (value_of er = X.ch_initial_state l)  $\wedge$ 
                                                (previous_writes1 er mo = [])  $\wedge$ 

```

(previous_writes2 er intra writes = [])
 \parallel NONE \rightarrow \mathbf{F})

reads

`check_set_eq es1 es2 = EVERY ($\lambda e.$ MEM e es2)es1 \wedge EVERY ($\lambda e.$ MEM e es1)es2`

```

check_well_formed_event_structure E =
let intra = tclose (FILTER ( $\lambda(e_1, e_2).e_1 \neq e_2$ )E.ch_intra_causality)[] in
EVERY ( $\lambda e.$  MEM (proc  $e$ )E.ch_procs)E.ch_events  $\wedge$ 
EVERY ( $\lambda e_1.$ 
EVERY ( $\lambda e_2.$ 
  if ( $e_1.iid = e_2.iid$ )  $\wedge$  ( $e_1.eiid = e_2.eiid$ ) then
     $e_1 = e_2$ 
  else  $\mathbf{T}$ )
  E.ch_events)
  E.ch_events  $\wedge$ 
EVERY ( $\lambda(e_1, e_2).$  MEM  $e_1$  E.ch_events  $\wedge$  MEM  $e_2$  E.ch_events)E.ch_intra_causality  $\wedge$ 
EVERY ( $\lambda(e_1, e_2).e_1 \neq e_2$ )intra  $\wedge$ 
EVERY ( $\lambda(e_1, e_2).e_1.iid = e_2.iid$ )intra  $\wedge$ 
 $\neg$  MEM[]E.ch_atomicity  $\wedge$ 
EVERY ( $\lambda es.$  EVERY ( $\lambda e.$  MEM  $e$  E.ch_events)es)E.ch_atomicity  $\wedge$ 
EVERY ( $\lambda es_1.$ 
EVERY ( $\lambda es_2.$ 
  if  $\neg$  check_set_eq es1 es2 then
    EVERY ( $\lambda e_1.$  EVERY ( $\lambda e_2.$   $e_1 \neq e_2$ )es1)es2
  else
     $\mathbf{T}$ )
  E.ch_atomicity)
  E.ch_atomicity  $\wedge$ 
EVERY ( $\lambda es_1.$  EVERY ( $\lambda e_1.$  EVERY ( $\lambda e_2.$   $e_1.iid = e_2.iid$ )es1)es1)E.ch_atomicity  $\wedge$ 
EVERY ( $\lambda e.$  case loc  $e$  of SOME (LOCATION_REG  $p r$ )  $\rightarrow$   $p =$  proc  $e$   $\parallel$   $_ \rightarrow$   $\mathbf{T}$ )E.ch_events  $\wedge$ 
EVERY ( $\lambda(e_1, e_2).$   $\neg$  is_mem_write  $e_1$ )intra  $\wedge$ 
EVERY ( $\lambda e_1.$ 
EVERY ( $\lambda e_2.$ 
  if is_write  $e_1 \wedge e_1 \neq e_2 \wedge$  (is_write  $e_2 \vee$  is_read  $e_2$ )  $\wedge$ 
    ( $e_1.iid = e_2.iid$ )  $\wedge$  (loc  $e_1 =$  loc  $e_2$ ) then
      MEM ( $e_1, e_2$ )intra  $\vee$  MEM ( $e_2, e_1$ )intra
  else
     $\mathbf{T}$ )
  E.ch_events)
  E.ch_events  $\wedge$ 
EVERY ( $\lambda es.$ 
EVERY ( $\lambda e_1.$ 
EVERY ( $\lambda e_2.$ 
  if  $e_1.iid = e_2.iid$  then MEM  $e_2$  es else  $\mathbf{T}$ )
  E.ch_events)
  es)
  E.ch_atomicity  $\wedge$ 

```

EVERY $(\lambda es. \text{EXISTS } (\lambda e. \text{is_mem_read } e) es) E.ch_atomicity$

```
chE_to_E E =
⟨ procs := set E.ch_procs;
  events := set E.ch_events;
  intra_causality :=
    (set E.ch_intra_causality)+ ∪ {(e, e) | e ∈ (set E.ch_events)};
  atomicity := set (MAP set E.ch_atomicity)⟩
```

```
chX_to_X E X =
⟨ memory_order := (set X.ch_memory_order)+ ∪
  {(e, e) | e ∈ mem_accesses (chE_to_E E)};
  rfmap := {(ew, er) | MEM er E.ch_events ∧ (X.ch_rfmap er = SOME ew)};
  initial_state := X.ch_initial_state⟩
```

Theorem 24

$$\begin{aligned} & \forall E X. \\ & \text{well_formed_event_structure}(\text{chE_to_E } E) \\ & \implies (\text{check_valid_execution } E X = \text{valid_execution}(\text{chE_to_E } E)(\text{chX_to_X } E X)) \end{aligned}$$

Theorem 25

$$\forall E. \text{check_well_formed_event_structure } E = \text{well_formed_event_structure}(\text{chE_to_E } E)$$

Part X

correct_typesetting

Theorem 26

```
typesetting $previous_writes =
axiomatic_memory_model $previous_writes
```

Theorem 27

```
typesetting $check_rfmap_written =
axiomatic_memory_model $check_rfmap_written
```

Theorem 28

```
typesetting $check_rfmap_initial =
axiomatic_memory_model $check_rfmap_initial
```

Theorem 29

```
valid_execution E X =
ve1 E X ∧
ve2 E X ∧
ve3 E X ∧
ve4 E X ∧
ve5 E X ∧
ve6 E X ∧
ve7 E X ∧
ve8 E X ∧
ve9 E X ∧
ve10 E X ∧
check_rfmap_written E X ∧
check_rfmap_initial E X
```

Theorem 30

$$\forall s l s' x y z. \text{machine_trans } s l s' = x/*x, z*/s \xrightarrow{l} s'$$

Index

action, 3
allL, 32
annotated_labels, 21
barrier, 3
barrier_separated, 38
bevt_barrier, 27
ch_event_structure, 37
ch_execution_witness, 37
chE_to_E, 42
check_final_state, 7
check_maximal1, 39
check_maximal2, 39
check_po_iico, 38
check_po_iico_in_mo, 38
check_rfmap_initial, 6, 9
check_rfmap_initial_typesetting_thm, 44
check_rfmap_written, 6, 9
check_rfmap_written_typesetting_thm, 44
check_set_eq, 41
check_valid_execution, 39
check_valid_execution_thm, 42
check_well_formed_event_structure, 41
check_well_formed_event_structure_thm, 42
chX_to_X, 42
cis_mem_access, 37
clause_name, 14
complete_memory_order, 25
cross, 37
dirn, 3
erase_label, 21
erase_label_annotation, 23
erase_state, 20
erasure_init, 23
erasure_states, 23
erasure_thm1, 23
erasure_thm2, 23
event, 3
event_structure, 3
evt_is_init, 19
evt_machine_final_state, 19
evt_machine_init_state, 19
evt_machine_label, 17
evt_machine_state, 16
evt_machine_state_to_state_constraint, 19
evt_no_pending, 17
evt_not_blocked, 17
execution_witness, 5
fences, 3
get_mem_event, 31
get_orig_event, 19
iid, 3
is_barrier, 38
is_init, 16
is_mem_access, 3
is_mem_read, 37
is_mem_write, 37
is_read, 38
is_reg_read, 38
is_reg_write, 38
is_write, 38
l_e, 32
l_es, 32
label, 14
label_order, 34
label_order_superset, 35
linear_valid_execution, 6
lo, 34
lo1, 32
lo1_alt, 32
lo2, 32
lo2_alt, 33
lo3, 33
lo4, 33
lo5, 33

lo6, 33
lo68, 34
lo7, 33
lo79, 34
lo8, 33
lo9, 33
lo_events, 33
lo_partial_order, 35
loc, 4
localL, 31
location, 3
lock_proc, 29
lock_wevt_tau, 29
locked_segment, 20
lockL, 32
lts_typesetting_thm, 44
machine_final_state, 16
machine_init_state, 16
machine_is_valid, 31
machine_state, 14
machine_state_to_state_constraint, 16
max_state_updates, 7
mem_accesses, 4
mem_reads, 4
mem_writes, 4
memL, 31
mfences, 3
myIN, 9
myNOTIN, 9
myORDER, 9
no_dup_writes, 27
no_pending, 14
not_blocked, 14
okEpath, 20
okMpath, 20
path_to_X, 31
po_iico, 4
po_strict, 4
previous_writes, 5, 9
previous_writes1, 39
previous_writes2, 39
previous_writes_typesetting_thm, 44
proc, 4
proc_es, 32
read_from_init, 29
read_from_write, 28
reads, 3
reads_from_map_candidates, 6
reg_accesses, 4
reg_reads, 4
reg_writes, 4
revt_read, 27
subsetL, 37
tau_fairness, 28
tau_ordered_fairness, 28
tau_ordered_source, 27
tau_source, 27
tclose, 37
tinsert, 37
tlang_typingY, 14
tlang_typingYY, 17
to_localL, 31
to_memL, 31
transitiveL, 37
type_abbrev_address, 3
type_abbrev_ch_reln, 37
type_abbrev_eiid, 3
type_abbrev_proc, 3
type_abbrev_reln, 3
type_abbrev_value, 3
type_abbrev_Ximm, 3
UPD, 12
valid_ex_equiv_thm1, 25
valid_ex_equiv_thm2, 25
valid_ex_equiv_thm3, 25
valid_ex_typesetting_thm, 44
valid_execution, 6
value_of, 4
ve1, 9
ve10, 10
ve2, 9
ve3, 9
ve4, 9
ve5, 9
ve6, 9
ve7, 10
ve8, 10
ve9, 10
well_formed_event_structure, 4
wevt_tau_beht, 28

wevt_write, 27
writes, 3