# Automatic Formal Synthesis of Hardware from Higher Order Logic

Mike Gordon<sup>a</sup> Juliano Iyoda<sup>a</sup> Scott Owens<sup>b</sup> Konrad Slind<sup>b</sup>

<sup>a</sup> University of Cambridge Computer Laboratory, William Gates Building, JJ Thomson Avenue, Cambridge CB3 0FD, UK

<sup>b</sup> University of Utah, School of Computing, 50 South Central Campus Drive, Salt Lake City, Utah UT84112, USA

#### Abstract

A compiler that automatically translates recursive function definitions in higher order logic to clocked synchronous hardware is described. Compilation is by mechanised proof in the HOL4 system, and generates a correctness theorem for each function that is compiled. Logic formulas representing circuits are synthesised in a form suitable for direct translation to Verilog HDL for simulation and input to standard design automation tools. The compilation scripts are open and can be safely modified: synthesised circuits are correct-by-construction. The synthesisable subset of higher order logic can be extended using additional proof-based tools that transform definitions into the subset.

Key words: Theorem proving, compiling, hardware synthesis

## 1 Introduction

Our goal is to synthesise correct-by-construction hardware directly from mathematical specifications in higher order logic (HOL [5]). The 'synthesisable subset' of HOL is not intended to be fixed, but to grow as we do case studies. The compiler currently generates hardware to implement tail-recursive function definitions. An example is iterative accumulator-style multiplication:

```
MultIter(m,n,acc) =
```

```
if m = 0 then (0,n,acc) else MultIter(m-1,n,n+acc)
```

Since MultIter(m,n,acc) = (0,n,(m×n)+acc), a multiplier is defined by: Mult(m,n) = SND(SND(MultIter(m,n,0)))

where SND(SND(x,y,z)) evaluates to z, so  $Mult(m,n) = m \times n$ . Using this multiplier one could then define the factorial function by:

FACT n = if n = 0 then 1 else Mult(n, FACT(n-1))

This isn't tail-recursive, so isn't synthesisable, however a separate tool linRec (see Section 4) can automatically generate a synthesisable definition:

```
This is a preliminary version. The final version will be published in
Electronic Notes in Theoretical Computer Science
URL: www.elsevier.nl/locate/entcs
```

```
FactIter(n,acc) =
  if n = 0 then (n,acc) else FactIter(n-1,Mult(n,acc)))
```

```
Fact n = SND(FactIter (n,1))
```

linRec automatically proves FACT = Fact.

The compiler translates a function f, defined in HOL, into a device DEV f that computes f via a four-phase handshake circuit on signals load, inp, done and out. These signals are a request line, a data input bus, an acknowledge line and a data output bus, respectively.



Fig. 1. The handshaking protocol.

The exact behaviour of such a handshaking device is specified in the HOL definition of the predicate DEV, which is given in the Appendix. This specification says roughly that if a value v is input on inp when a request is made on load then eventually f(v) will be output on out, and when this occurs is signalled on done (Fig. 1). Here's a more detailed description: at the start of a transaction (say at time t) the device must be outputting T on done (to indicate it is ready) and the environment must be asserting F on load, i.e. in a state such that a positive edge on load can be generated. A transaction is initiated by asserting (at time t+1) the value T on load, i.e. load has a positive edge at time t+1. This causes the device to read the value, v say, being input on inp (at time t+1) and to set done to F. The device then becomes insensitive to inputs until T is next asserted on done, at which time the computed value f(v) will be output on out.

## 2 Representation of functions as circuits

A synchronous circuit clocked on the signal clk implements the handshake protocol computing f if it guarantees that the higher order logic formula:

```
DEV f (load at clk, inp at clk, done at clk, out at clk)
```

is true (the Appendix has the formal definition of DEV). The signals load, inp, done, out are modelled as functions mapping time to values, and the atoperator projects a signal to the sequence of values occurring at rising edges of the clock clk. More precisely  $\sigma$  at clk is the signal that for all times t has the value at time t that the signal  $\sigma$  has at the  $t^{\text{th}}$  rising edge of signal clk. The notation " $\sigma$ @clk" is sometimes used instead of " $\sigma$  at clk". The formal theory of temporal projection is covered in detail in Melham's monograph [9] (where it is called 'temporal abstraction'). An actual circuit is represented as a conjunction of formulas, each representing a component instance. Internal wires are existentially-quantified. This is a standard modelling of hardware in higher order logic, and is also described in detail in Melham's book (ibid).

The result of compiling the definition of MultIter given earlier is the following theorem:

⊢ InfRise clk

```
(∃ v0 v1 v2 v3 v4 v5 v6 v7 v8 v9 v10 v11 v12 v13 v14 v15 v16 v17 v18 v19 v20 v21 v22
    v23 v24 v25 v26 v27 v28 v29 v30 v31 v32 v33 v34 v35 v36 v37 v38 v39 v40 v41 v42
    v43 v44 v45 v46 v47 v48 v49 v50 v51 v52 v53 v54 v55 v56 v57.
   \texttt{DtypeT(clk,load,v21)} \land \texttt{NOT(v21,v20)} \land \texttt{AND(v20,load,v19)} \land \texttt{Dtype(clk,done,v18)} \land
   AND(v19,v18,v17) \land OR(v17,v16,v11) \land DtypeT(clk,v15,v23) \land NOT(v23,v22) \land
   AND(v22,v15,v16) \land MUX(v16,v14,inp1,v3) \land MUX(v16,v13,inp2,v2) \land
   MUX(v16,v12,inp3,v1) \land DtypeT(clk,v11,v26) \land NOT(v26,v25) \land AND(v25,v11,v24) \land
   MUX(v24,v3,v27,v10) \land Dtype(clk,v10,v27) \land DtypeT(clk,v11,v30) \land NOT(v30,v29) \land
   AND(v29,v11,v28) \land MUX(v28,v2,v31,v9) \land Dtype(clk,v9,v31) \land
   DtypeT(clk,v11,v34) \land NOT(v34,v33) \land AND(v33,v11,v32) \land MUX(v32,v1,v35,v8) \land
   Dtype(clk,v8,v35) \land DtypeT(clk,v11,v39) \land NOT(v39,v38) \land AND(v38,v11,v37) \land
   NOT(v37,v7) \land CONSTANT 0 v40 \land EQ32(v3,v40,v36) \land Dtype(clk,v36,v6) \land
   DtypeT(clk,v7,v44) \land NOT(v44,v43) \land AND(v43,v7,v42) \land AND(v42,v6,v5) \land
   NOT(v6,v41) \land AND(v41,v42,v4) \land DtypeT(clk,v5,v48) \land NOT(v48,v47) \land
   AND(v47,v5,v46) \land NOT(v46,v0) \land CONSTANT 0 v45 \land Dtype(clk,v45,out1) \land
   Dtype(clk,v9,out2) \land Dtype(clk,v8,out3) \land DtypeT(clk,v4,v53) \land NOT(v53,v52) \land
   AND(v52,v4,v51) \land NOT(v51,v15) \land CONSTANT 1 v54 \land SUB32(v10,v54,v50) \land
   ADD32(v9,v8,v49) \land Dtype(clk,v50,v14) \land Dtype(clk,v9,v13) \land Dtype(clk,v49,v12) \land
   Dtype(clk,v15,v56) \land AND(v15,v56,v55) \land AND(v0,v7,v57) \land AND(v57,v55,done))
==>
DEV MultIter
```

(load at clk, (inp1<>inp2<>inp3) at clk, done at clk, (out1<>out2<>out3) at clk)

This theorem has the form:

⊢ InfRise clk ==> circuit ==> device specification

The logic formula InfRise clk asserts that signal clk has an infinite number of rising edges. This is a standard precondition for temporal projection (ibid) and is needed because of the use of the **at**-operator in the device specification.

The logic formula *circuit* is the standard representation of the synthesised circuit in higher order logic. The components are described in Section 2. Circuits in this form are the lowest level of formal representation we generate. However they are easily converted to HDL and then simulated or input to other tools. We have written a 'pretty-printer' that generates Verilog HDL and have used several simulators and the Quartus II FPGA synthesis tool to run examples (including MultIter and Fact) on FPGAs.

The logic formula *device specification* uses the HOL predicate DEV described above to specify that MultIter is computed using a four-phase handshake. Our compiler defaults to using 32-bit words. The input and output of MultIter are thus triples of 32-bit words, which are represented by terms inp1<>inp2<>inp3 and out1<>out2<>out3 where inp1, inp2, inp3, out1, out2, out3 are 32-bit words and <> denotes word concatenation.

The compiler generates circuits using components from a predefined library, which can be changed to correspond to the targeted technology (the default target is Altera FPGAs synthesised using Quartus II). The components used to implement MultIter are NOT, AND, OR (logic gates), EQ32 (32-bit equality test), MUX (multiplexer), DtypeT (Boolean D-type register that powers up into an initial state storing the value T), Dtype (D-type register with unspecified initial state), CONSTANT (read-only register with a predefined value), ADD32 (32-bit adder) and 32-bit SUB32 (32-bit sub-tracter). Each of these components is defined in a standard style in higher order logic. For example, NOT is defined by:

NOT(inp,out) =  $\forall t. out(t) = \neg inp(t)$ 

NOT is typical of all the combinational components (i.e. components that can be implemented directly with logic gates without using registers). The two sequential components, Dtype and DtypeT, are registers that are triggered on the positive (rising) edge of a clock and their definitions use the predicate Rise defined by:

Rise  $s t = \neg s(t) \land s(t+1)$ 

and then Dtype and DtypeT are defined by:

```
Dtype (clk, d, q) = \forall t. q(t+1) = if Rise clk t then d t else q t
DtypeT(clk, d, q) = (q \ 0 = T) \land Dtype(clk, d, q)
```

These models are standard and are described in Melham's book (ibid).

## 3 How the compiler works

The compiler is implemented in the HOL4 system and is a program in Standard ML that generates a proof in the version of higher order logic supported by the system (which we refer to as "HOL").

The compiler creates circuits implementing functions f in higher order logic where  $f: \sigma_1 \times \cdots \times \sigma_m \to \tau_1 \times \cdots \times \tau_n$  and  $\sigma_1, \ldots, \sigma_m, \tau_1, \ldots, \tau_n$  are the types of values that can be carried on buses (e.g. *n*-bit words). The starting point of compilation is the definition in HOL of such a function f by an equation of the form:  $f(x_1, \ldots, x_n) = e$ , where any recursive calls of f in e must be tail-recursive. Invoking our compiler on such a definition (if necessary with a user-supplied measure function to aid proof of termination) will first define fin higher order logic (using TFL [15]) and then prove a theorem:

```
|- InfRise clk
```

```
==> circuit
```

==> DEV f (load at clk, inputs at clk, done at clk, outputs at clk) where inputs is inp1<>···<>inpm, outputs is out1<>···<>outn (with the type of inpi matching  $\sigma_i$  and the type of outj matching  $\tau_j$ ) and circuit is a HOL formula representing a circuit with inputs clk, load, inp1, ..., inpm and outputs done, out1, ..., outn that computes f.

The first step (Step 1) in compiling  $f(x_1, \ldots, x_n) = e$  encodes e as an applicative expression,  $\mathcal{E}$  say, built from the operators Seq (compute in sequence), Par (compute in parallel), Ite (if-then-else) and Rec (recursion),

defined by:

Seq 
$$f_1 f_2 = \lambda x. f_2(f_1 x)$$
  
Par  $f_1 f_2 = \lambda x. (f_1 x, f_2 x)$   
Ite  $f_1 f_2 f_3 = \lambda x.$  if  $f_1 x$  then  $f_2 x$  else  $f_3 x$   
Rec  $f_1 f_2 f_3 = \lambda x.$  if  $f_1 x$  then  $f_2 x$  else Rec  $f_1 f_2 f_3 (f_3 x)$ 

The encoding into an applicative expression built out of Seq, Par, Ite and Rec is performed by a proof script and results in a theorem  $\vdash (\lambda(x_1, \ldots, x_n), e) = \mathcal{E}$ , and hence  $\vdash f = \mathcal{E}$ . The algorithm used is straightforward and is not described here. As an example, the proof script deduces from:

$$\vdash \text{ FactIter}(n, acc) = \\ \text{ if } n = 0 \text{ then } (n, acc) \text{ else FactIter}(n - 1, n \times acc) \\ \end{cases}$$

the theorem:

The second step (Step 2) replaces the combinators Seq, Par, Ite and Rec with corresponding circuit constructors SEQ, PAR, ITE and REC that compose handshaking devices (see the Appendix for their definitions). The key property of these constructors are the following theorems that enable us to compositionally deduce theorems of the form  $\vdash Imp \Longrightarrow \text{DEV } f$ , where Imp is a formula constructed using the circuit constructors, and hence is a handshaking device. The long arrow symbol  $\Longrightarrow$  denotes implication lifted to functions:  $f \Longrightarrow g = \forall load inp done out. f(load, inp, done, out) \Rightarrow g(load, inp, done, out).$ 

```
\vdash DEV f \implies DEV f
```

$$\begin{array}{l} \vdash \ (P_1 \implies \mathsf{DEV} \ f_1) \ \land \ (P_2 \implies \mathsf{DEV} \ f_2) \\ \Rightarrow \ (\mathsf{SEQ} \ P_1 \ P_2 \implies \mathsf{DEV} \ (\mathsf{Seq} \ f_1 \ f_2)) \\ \vdash \ (P_1 \implies \mathsf{DEV} \ f_1) \ \land \ (P_2 \implies \mathsf{DEV} \ f_2) \\ \Rightarrow \ (\mathsf{PAR} \ P_1 \ P_2 \implies \mathsf{DEV} \ (\mathsf{Par} \ f_1 \ f_2)) \\ \vdash \ (P_1 \implies \mathsf{DEV} \ f_1) \ \land \ (P_2 \implies \mathsf{DEV} \ f_2) \ \land \ (P_3 \implies \mathsf{DEV} \ f_3) \\ \Rightarrow \ (\mathsf{ITE} \ P_1 \ P_2 \ P_3 \implies \mathsf{DEV} \ (\mathsf{Ite} \ f_1 \ f_2 \ f_3)) \\ \vdash \ \mathsf{Total}(f_1, f_2, f_3) \\ \Rightarrow \ (\mathsf{REC} \ P_1 \ P_2 \ P_3 \implies \mathsf{DEV} \ (\mathsf{Rec} \ f_1 \ f_2 \ f_3)) \end{array}$$

The predicate Total is defined so that  $Total(f_1, f_2, f_3)$  ensures termination.

If  $\mathcal{E}$  is an expression built using Seq, Par, Ite and Rec, then by instantiating the predicate variables  $P_1$ ,  $P_2$  and  $P_3$ , these theorems enable a logic formula  $\mathcal{F}$  to be built from circuit constructors SEQ, PAR, ITE and REC such that  $\vdash \mathcal{F} \Longrightarrow \text{DEV } \mathcal{E}$ . From Step 1 we have  $\vdash f = \mathcal{E}$ , hence  $\vdash \mathcal{F} \Longrightarrow \text{DEV } f$ 

A function f which is combinational can be packaged as a handshaking device using a constructor ATM, which creates a simple handshake interface and satisfies the refinement theorem:

 $\vdash$  ATM  $f \implies$  DEV f

The circuit constructor ATM is defined with the other constructors in the Appendix. To avoid a proliferation of internal handshakes, when the proof script that constructs  $\mathcal{F}$  from  $\mathcal{E}$  is implementing Seq  $f_1$   $f_2$ , it checks to see whether  $f_1$  or  $f_2$  are compositions of combinational functions and if so introduces PRECEDE or FOLLOW instead of SEQ, using the theorems:

$$\vdash (P \implies \text{DEV} f_2) \implies (\text{PRECEDE} f_1 P \implies \text{DEV} (\text{Seq} f_1 f_2))$$
$$\vdash (P \implies \text{DEV} f_1) \implies (\text{FOLLOW} P f_2 \implies \text{DEV} (\text{Seq} f_1 f_2))$$

**PRECEDE** f d processes inputs with f before sending them to d and FOLLOW d f processes outputs of d with f. The definitions are:

PRECEDE f d (load, inp, done, out) =  $\exists v. \text{ COMB } f (inp, v) \land d(load, v, done, out)$ FOLLOW d f (load, inp, done, out) = $\exists v. d(load, inp, done, v) \land \text{ COMB } f (v, out)$ 

COMB  $f(v_1, v_2)$  drives  $v_2$  with  $f(v_1)$ , i.e. COMB  $f(v_1, v_2) = \forall t. v_2 t = f(v_1 t)$ . SEQ  $d_1 d_2$  introduces a handshake between the executions of  $d_1$  and  $d_2$ , but PRECEDE f d and FOLLOW d f just 'wire' f before or after d, respectively, without introducing a handshake. Replacing SEQ by PRECEDE or FOLLOW is an example of a 'peephole' optimisation.

Step 2 results in a theorem  $\vdash \mathcal{F} \Longrightarrow \text{DEV } f$  where  $\mathcal{F}$  is a logic formula built using the circuit constructors ATM, SEQ, PAR, ITE, REC, PRECEDE and FOLLOW.

The third step (**Step 3**) is to rewrite with the definitions of these constructors (see their definitions in the Appendix) to get a circuit built out of standard kinds of gates (AND, OR, NOT and MUX), the generic combinational component COMB g (where g will be a function represented as a HOL  $\lambda$ -expression) and Dtype registers.

Formulas of the form COMB g (*inp*, *out*) are then converted into circuits built only using components in the library of predefined circuits. The default library currently includes Boolean functions (e.g.  $\land$ ,  $\lor$  and  $\neg$ ), multiplexers and simple operations on *n*-bit words (e.g. versions of +, - and <, various shifts etc.). A special purpose proof rule uses a recursive algorithm to synthesise combinational circuits. For example:

$$\begin{array}{lll} \vdash & \texttt{COMB} \ (\lambda(m,n). \ (m < n, \ m+1)) \ (inp1 <> inp2, out1 <> out2) \\ \exists v0. \ \texttt{COMB} \ (<) \ (inp1 <> inp2, out1) \ \land \ \texttt{CONSTANT} \ 1 \ v0 \ \land \\ \texttt{COMB} \ (+) \ (inp1 <> v0, out2) \end{array}$$

where  $\langle \rangle$  is bus concatenation, CONSTANT 1 v0 drives v0 high continuously, and COMB  $\langle$  and COMB + are assumed given components (if they were not given, then they could be implemented explicitly, but one has to stop somewhere).

The circuit resulting at the end of Step 3 uses unclocked abstract registers DEL, DELT and DFF that were chosen for convenience in defining ATM, SEQ, PAR, ITE and REC (see the Appendix). The register DFF is easily defined in terms of DEL, DELT and some combinational logic (details omitted).

The fourth step (**Step 4**) introduces a clock (with default name clk) and performs an automatic temporal projection as described in Melham's book [9] using the theorems:

```
\vdash \text{ InfRise } clk \Rightarrow \forall d \ q. \ \text{Dtype}(clk, d, q) \Rightarrow \text{DEL}(d \ \text{at } clk, \ q \ \text{at } clk)
\vdash \text{ InfRise } clk \Rightarrow \forall d \ q. \ \text{DtypeT}(clk, d, q) \Rightarrow \text{DELT}(d \ \text{at } clk, \ q \ \text{at } clk)
```

By instantiating *load*, *inp*, *done* and *out* in the theorem obtained by Step 3 to *load* at *clk*, *inp* at *clk*, *done* at *clk* and *out* at *clk*, respectively, and then performing some deductions using the above theorems and the monotonicity of existential quantification and conjunction with respect to implication, we obtain a theorem:

|- InfRise clk ==>
 circuit implementing f ==>
 DEV f (load at clk, inputs at clk, done at clk, outputs at clk)

## 4 Additional tools: linRec

The 'synthesisable subset' of HOL is the subset that can be automatically compiled to circuits. Currently this only includes tail-recursive function definitions. We anticipate compiling higher level specifications by using proof tools that translate into the synthesisable subset. Such tools are envisioned as 'third party' add-ons developed for particular applications. As a preliminary experiment we are implementing a tool linRec to translate linear recursions to tail-recursions. This would enable, for example, the automatic generation of MultIter and FactIter from the more natural definitions:

Mult(m,n) = if m = 0 then 0 else m+Mult(m-1,n) Fact n = if n = 0 then 1 else n\*Fact(n-1)

A prototype implementation of linRec exists. It uses the following definition of linear and tail-recursive recursion schemes:

linRec(x) = if a(x) then b(x) else c (linRec(d x)) (e x)tailRec(x,u) = if a(x) then c (b x) u else tailRec(d x, c (e x) u)

A linear recursion is matched with the definition of linRec to find values of a,

b, c, d, e and then converted to a tail recursion by instantiating the theorem:

where WF R means that R is well-founded. Heuristics are used to choose an appropriate witness for R.

#### 5 Current State and Future work

The compiler described here has been through several versions and now works robustly on all the examples we have tried.

We have written a 'pretty-printer' that converts circuit formulas to Verilog, so that they can be simulated and input to other tools. There were initially difficulties when we first experimented with Verilog simulation. Our formal model represents bits as Booleans (T, F), but the Verilog simulation model is multi-valued (1, 0, x, z etc.), so our formal model does not predict the Verilog simulation behaviour in which registers are initialised to x. As a result, Verilog simulation was generating undefined x-values instead of the outputs predicted by our proofs. The behaviour of most real hardware does not correspond to Verilog simulation because in reality registers initialise to a definite value, which is 0 for the Altera FPGAs we are using. By making our Verilog model of Dtype initialise its state to 0 we were able to successfully simulate all our examples. Since our proofs are valid for any initial value, the Verilog model of Dtype is a valid implementation of the model in higher order logic. Our investigation of this issue was complicated by a bug in the Verilog simulation test harness: load was being asserted before done became T, violating the precondition of the handshake protocol, so even after we understood the initialisation problem, simulation was giving inexplicable results. However, once we fixed the test-bench, everything worked. All our examples now execute correctly both under simulation and on an Altera Excalibur FPGA board.

If we simulate our implementation of MultIter with inputs (5,7,0) using a standard Verilog simulator (http://www.icarus.com) and view the result with a waveform viewer (http://home.nc.rr.com/gtkwave), the result is:



load is asserted at time 15; done is T then, but immediately drops to F in

response to load being asserted. At the time when load is asserted the values 5, 7 and 0 are put on lines inp1, inp2 and inp3, respectively. At time 135 done rises to T again, and by then the values on out1, out2 and out3 are 0, 7 and 35, respectively, thus Mult32Iter(5,7,0) = (0,7,35), which is correct.

In the immediate future we plan to complete a substantial example, being done at the University of Utah, to use our compiler to implement the Advanced Encryption Standard (AES) [12] algorithm for private-key encryption. This specifies a multi-round algorithm with primitive computations based on finite field operations. Starting from an existing formalisation of AES [16], we have generated netlists and circuits for the major components of an encryption (and decryption) round. Although out work on AES is incomplete, our current progress confirms the viability of our synthesis methodology. The AES formalisation includes a proof of functional correctness for the algorithm: specifically, encryption and decryption are inverse functions. Deriving the hardware from the proven specification using logical inference assures us that the hardware encrypter is the inverse of the hardware decrypter. Many of the AES specifications are not tail-recursive, but formally deriving (and verifying) tail-recursive versions was straightforward. To automate such proofs for future work we developed the linRec tool (Section 4).

At present all data-refinement (e.g. from numbers or enumerated types to words) must be done manually, by proof in higher order logic. The HOL4 system has some 'boolification' facilities that automatically translate higher level data-types into bit-strings, and we hope to develop 'third-party' tools based on these that can be used for automatic data-refinement with the compiler.

We want to investigate using the compiler to generate test-bench monitors that can run in parallel simulation with designs that are not correct by construction. Thus our hardware can act as a "golden" reference against which to test other implementations.

The work described here is part of a project to create hardware/software combinations by proof. We hope to investigate the option of creating software for ARM processors and linking it to hardware created by our compiler (possibly packaged as an ARM co-processor). Our emphasis is likely to be on cryptographic hardware and software, because there is a clear need for high assurance of correct implementation in this domain.

# 6 Related work

Previous approaches to combine theorem provers and formal synthesis established an analogy between the goal-directed proof technique and an interactive design process. In LAMBDA, the user starts from the behavioural specification and builds the circuit incrementally by adding primitive hardware components which automatically simplify the goal [4]. Hanna *et al.* [6] introduce several *techniques* (functions) that simplify the current goal into simpler subgoals. Techniques are adaptations to hardware design of *tactics* in LCF. Alternative approaches synthesise circuits by applying semantic-preserving transformations to their specifications. For instance, the Digital Design Derivation (DDD) transforms finite-state machines specified in terms of tail-recursive lambda abstractions into hierarchical Boolean systems [7]. Lava and Hydra are both hardware description languages embedded in Haskell whose programs consist of definitions of gates and their connections (netlists) [1,11]. While Lava interfaces with external theorem provers to verify its circuits, Hydra designers can synthesise them via formal equational reasoning (using definitions and lemmas from functional programming). The functional languages  $\mu$ FP and Ruby adopt similar principles in hardware design [8,14]. The circuits are defined in terms of primitive functions over Booleans, numbers and lists, and higher-order functions, the *combining forms*, which compose hardware blocks in different structures. Their mathematical properties provide a calculational style in design exploration.

These approaches deal with an interactive synthesis at the gate or statemachine level of abstraction only. Moreover, the synthesis and the proof of correctness require a substantial user guidance. Gropius and SAFL are two related works that address these issues.

Gropius is a hardware description language defined as a subset of HOL [2,3]. Its algorithmic level provides control structures like if-then-else, sequential composition and while loop. The atomic commands are DFGs (data flow graphs) represented by lambda abstractions. The compiler initially combines every while loop into a single one at the outermost level of the program:

#### **PROGRAM** $out\_default$ (LOCVAR vars (WHILE c (PARTIALIZE b)))

The body b of the WHILE loop is an acyclic DFG. The list *out\_default* provides initial values for the output variables. The term LOCVAR declares the local variables *vars* and PARTIALIZE converts a non-recursive (terminating) DFG into a potentially non-terminating command. The compiler then synthesises a handshaking interface which encapsulates this program. Each of these hardware blocks are now regarded as primitive blocks or *processes* at the system level. Processes are connected via communication units (*k-processes*) which implement delay, synchronisation, duplication, splitting and joining of a process output data (actually there are 10 different k-processes [2]). Although the synthesis produces the proof of correctness of each process and k-process, the correctness of the top-level system is not generated. The reason for that is mainly because the top-level interface of a network of processes and k-processes does not match the handshaking interface pattern.

Our compilation method is partly inspired by SAFL (Statically Allocated Functional Language) [10], especially the ideas in Richard Sharp's PhD thesis [13]. SAFL is a first-order functional language whose programs consist of a sequence of tail-recursive function definitions. Its high-level of abstraction allows the exploitation of powerful program analyses and optimisations not available in traditional synthesis systems. However, the synthesis is not based on the correct-by-construction principles and the compiler has not been verified.

The novelty of our approach is the automatic compilation of HOL functions to hardware together with the automatic generation of the proof of correctness of the synthesis. Our method provides an alternative approach to the compiler verification. Instead of proving the correctness of a compiler, we only need to prove the correctness of five circuit constructors once and for all. A verifying compiler can then be easily programmed with the facilities provided by a mechanised proof assistant such as HOL.

# 7 Acknowledgements

David Greaves gave us advice on the hardware implementation of handshake protocols and also helped us understand the results of simulating circuits produced by our compiler. Simon Moore and Robert Mullins lent us an Excalibur FPGA board on which we are running compiled hardware and they helped us with the Quartus II design software that we are using to drive the board. Ken Larsen used his dynlib library to write an ML version of our original C interface to the serial port (this is used to communicate with the Excalibur board).

## References

- Per Bjesse, Koen Claessen, Mary Sheeran, and Satnam Singh. Lava: Hardware design in Haskell. ACM SIGPLAN Notices, 34(1):174–184, January 1999.
- [2] Christian Blumenröhr. A formal approach to specify and synthesize at the system level. In *GI Workshop Modellierung und Verifikation von Systemen*, pages 11–20, Braunschweig, Germany, 1999. Shaker-Verlag.
- [3] Christian Blumenröhr and Dirk Eisenbiegler. Performing high-level synthesis via program transformations within a theorem prover. In Proceedings of the Digital System Design Workshop at the Euromicro 98 Conference, Västeras, Sweden, pages 34–37, Universität Karlsruhe, Institut für Rechnerentwurf und Fehlertoleranz, 1998.
- [4] Simon Finn, Michael P. Fourman, Michael Francis, and Robert Harris. Formal system design—interactive synthesis based on computer-assisted formal reasoning. In Luc Claesen, editor, *IMEC-IFIP International Workshop on Applied Formal Methods for Correct VLSI Design, Volume 1*, pages 97–110, Houthalen, Belgium, November 1989. Elsevier Science Publishers, B.V. North-Holland, Amsterdam.
- [5] Michael J. C. Gordon and Thomas F. Melham, editors. Introduction to HOL: A theorem proving environment for higher order logic. Cambridge University Press, 1993. HOL4 website: http://hol.sourceforge.net.

- [6] F.K. Hanna, M. Longley, and N. Daeche. Formal synthesis of digital systems. In L. Claesen, editor, *Applied Formal Methods for Correct VLSI Design*, pages 153–170. North-Holland, 1989.
- [7] Steven D. Johnson and Bhaskar Bose. DDD A System for Mechanized Digital Design Derivation. Technical Report TR323, Indiana University, IU Computer Science Department, 1990.
- [8] Geraint Jones and Mary Sheeran. Circuit design in Ruby. Lecture notes on Ruby from a summer school in Lyngby, Denmark., September 1990.
- [9] Thomas F. Melham. Higher Order Logic and Hardware Verification. Cambridge University Press, Cambridge, England, 1993. Cambridge Tracts in Theoretical Computer Science 31.
- [10] Alan Mycroft and Richard Sharp. Hardware/software co-design using functional languages. In Proceedings of Tools and Algorithms for the Construction and Analysis of Systems (TACAS'01), pages 236–251, Genova, Italy, April 2001. Springer-Verlag. LNCS Vol. 2031.
- [11] John O'Donnell. Overview of Hydra: A concurrent language for synchronous digital circuit design. In Proceedings of the 16th International Parallel and Distributed Processing Symposium. IEEE Computer Society Press, 2002.
- [12] United States National Institute of Standards and Technology. Advanced Encryption Standard. 2001.
- [13] Richard Sharp. Higher-Level Hardware Synthesis. PhD thesis, University of Cambridge, the Computer Laboratory, Cambridge, England, 2002.
- [14] Mary Sheeran. muFP, A language for VLSI design. In Conference Record of the 1984 ACM Symposium on Lisp and Functional Programming, pages 104–112. ACM, ACM, August 1984.
- [15] Konrad Slind. Function definition in higher order logic. In *Theorem Proving in Higher Order Logics*, number 1125 in Lecture Notes in Computer Science, pages 381–398, Turku, Finland, August 1996. Springer-Verlag.
- [16] Konrad Slind. A verification of Rijndael in HOL. In V. A Carreno, C. A. Munoz, and S. Tahar, editors, *Supplementary Proceedings of TPHOLs 2002*, number CP-2002-211736 in NASA Conference Proceedings, August 2002.

# **APPENDIX:** formal specifications in higher order logic

The specification of the four-phase handshake protocol is represented by the definition of the predicate DEV, which uses auxiliary predicates Posedge and HoldF. A positive edge of a signal is defined as the transition of its value from low to high or, in our case, from F to T. The formula HoldF  $(t_1, t_2)$  s says that

a signal s holds a low value F during a half-open interval starting at  $t_1$  to just before  $t_2$ . The formal definitions are:

$$\vdash \text{ Posedge } s \ t = \text{ if } t=0 \text{ then } F \text{ else } (\neg s(t-1) \land s \ t)$$
  
$$\vdash \text{ HoldF } (t_1, t_2) \ s = \ \forall t. \ t_1 \leq t < t_2 \ \Rightarrow \ \neg(s \ t)$$

The behaviour of the handshaking device computing a function f is described by the term DEV f (load, inp, done, out) where:

$$\vdash \text{ DEV } f (load, inp, done, out) = (\forall t. done t \land \text{Posedge } load (t+1) \Rightarrow \exists t'. t' > t+1 \land \text{HoldF} (t+1, t') done \land done t' \land (out t' = f(inp (t+1)))) \land (\forall t. done t \land \neg(\text{Posedge } load (t+1)) \Rightarrow done (t+1)) \land (\forall t. \neg(done t) \Rightarrow \exists t'. t' > t \land done t')$$

The first conjunct in the right-hand side specifies that if the device is available and a positive edge occurs on *load*, there exists a time t' in future when *done* signals its termination and the output is produced. The value of the output at time t' is the result of applying f to the value of the input at time t+1. The signal *done* holds the value F during the computation. The second conjunct specifies the situation where no call is made on *load* and the device simply remains idle. Finally, the last conjunct states that if the device is busy, it will eventually finish its computation and become idle.

## The circuit constructors

The following primitive components are used by the circuit constructors.

- $\vdash$  AND  $(in_1, in_2, out) = \forall t. out t = (in_1 t \land in_2 t)$
- $\vdash$  OR  $(in_1, in_2, out) = \forall t. out t = (in_1 t \lor in_2 t)$
- $\vdash$  NOT  $(inp, out) = \forall t. out t = \neg(inp t)$
- $\vdash$  MUX $(sw, in_1, in_2, out) = \forall t. out t = if sw t then in_1 t else in_2 t$
- $\vdash$  COMB  $f(inp, out) = \forall t. out t = f(inp t)$
- $\vdash$  DEL (*inp*, *out*) =  $\forall t. out(t+1) = inp t$
- $\vdash$  DELT (*inp*, *out*) = (*out* 0 = T)  $\land \forall t. out(t+1) = inp t$
- $\vdash$  DFF $(d, sel, q) = \forall t. q(t+1) = if Posedge sel (t+1) then d(t+1) else q t$
- $\vdash$  POSEDGE $(inp, out) = \exists c_0 \ c_1. \ DELT(inp, c_0) \land NOT(c_0, c_1) \land AND(c_1, inp, out)$

Atomic handshaking devices.

 $\vdash \text{ATM } f (load, inp, done, out) = \\ \exists c_0 \ c_1. \ \text{POSEDGE}(load, c_0) \land \text{NOT}(c_0, done) \land \text{COMB } f (inp, c_1) \land \text{DEL}(c_1, out)$ 

Sequential composition of handshaking devices.

$$\begin{array}{l} \vdash & \texttt{SEQ} \ f \ g \ (load, inp, done, out) = \\ & \exists c_0 \ c_1 \ c_2 \ c_3 \ data. \\ & \texttt{NOT}(c_2, c_3) \ \land \ \texttt{OR}(c_3, load, c_0) \ \land \ f(c_0, inp, c_1, data) \land \\ & g(c_1, data, c_2, out) \ \land \ \texttt{AND}(c_1, c_2, done) \end{array}$$

Parallel composition of handshaking devices.

$$\begin{split} \vdash & \texttt{PAR} \ f \ g \ (load, inp, done, out) = \\ & \exists c_0 \ c_1 \ start \ done_1 \ done_2 \ data_1 \ data_2 \ out_1 \ out_2. \\ & \texttt{POSEDGE}(load, c_0) \ \land \ \texttt{DEL}(done, c_1) \ \land \ \texttt{AND}(c_0, c_1, start) \ \land \\ & f(start, inp, done_1, data_1) \ \land \ g(start, inp, done_2, data_2) \ \land \\ & \texttt{DFF}(data_1, done_1, out_1) \ \land \ \texttt{DFF}(data_2, done_2, out_2) \ \land \\ & \texttt{AND}(done_1, done_2, done) \ \land \ (out = \lambda t. \ (out_1 \ t, out_2 \ t)) \end{split}$$

Conditional composition of handshaking devices.

$$\label{eq:constraint} \begin{split} \vdash & \operatorname{ITE} e \ f \ g \ (load, inp, done, out) = \\ \exists c_0 \ c_1 \ c_2 \ start \ start' \ done\_e \ data\_e \ q \ not\_e \ data\_f \ data\_g \ sel \\ & done\_f \ done\_g \ start\_f \ start\_g. \\ & \operatorname{POSEDGE}(load, c_0) \ \land \ \operatorname{DEL}(done, c_1) \ \land \ \operatorname{AND}(c_0, c_1, start) \ \land \\ & e(start, inp, done\_e, \ data\_e) \ \land \ \operatorname{POSEDGE}(done\_e, start') \ \land \\ & \operatorname{DFF}(data\_e, \ done\_e, sel) \ \land \ \operatorname{DFF}(inp, start, q) \ \land \\ & \operatorname{AND}(start', \ data\_e, \ start\_f) \ \land \ \operatorname{NOT}(data\_e, \ not\_e) \ \land \\ & \operatorname{AND}(start', \ not\_e, \ start\_g) \ \land \ f(start\_f, q, \ done\_f, \ data\_f) \ \land \\ & g(start\_g, q, \ done\_g, \ data\_g) \ \land \ \operatorname{MUX}(sel, \ data\_f, \ data\_g, out) \ \land \\ & \operatorname{AND}(done\_e, \ done\_f, \ c_2) \ \land \ \operatorname{AND}(c_2, \ done\_g, \ done) \end{split}$$

Tail recursion constructor.

Circuit diagrams of the circuit constructors are shown below.



Fig. 2. Implementation of composite devices.



Fig. 3. The conditional and the recursive constructors.