


A 1-bit CMOS full adder

- Here is a diagram of a 1-bit full adder:



- Lines *a*, *b*, *cin*, *sum* and *cout* carry the boolean values T or F.

- Specification of the adder:

$$\text{Add1}(a, b, \text{cin}, \text{sum}, \text{cout}) \equiv (2 \times \text{Bv}(\text{cout}) + \text{Bv}(\text{sum}) = \text{Bv}(a) + \text{Bv}(b) + \text{Bv}(\text{cin}))$$


- A correct implementation has:

- lines *a*, *b*, *cin*, *sum* and *cout*
- constrains *a*, *b*, *cin*, *sum* and *cout* so $\text{Add1}(a, b, \text{cin}, \text{sum}, \text{cout})$


Implementation

- A CMOS implementation of the adder:

- lines with the same name are connected
- lines *p0*, ..., *p11* are internal
- horizontal transistors are bidirectional



Specification in logic



$$\text{Add1_Imp}(a, b, \text{cin}, \text{sum}, \text{cout}) \equiv \exists p_0 p_1 p_2 p_3 p_4 p_5 p_6 p_7 p_8 p_9 p_{10} p_{11}.$$


$$\begin{aligned} & \text{Ptran}(p_1, p_0, p_2) \wedge \text{Ptran}(\text{cin}, p_0, p_3) \wedge \text{Ptran}(b, p_2, p_3) \wedge \text{Ptran}(a, p_2, p_4) \wedge \\ & \text{Ptran}(p_1, p_3, p_4) \wedge \text{Ntran}(a, p_4, p_5) \wedge \text{Ntran}(p_1, p_4, p_6) \wedge \text{Ntran}(b, p_5, p_6) \wedge \\ & \text{Ntran}(p_1, p_5, p_{11}) \wedge \text{Ntran}(\text{cin}, p_6, p_{11}) \wedge \text{Ptran}(a, p_0, p_7) \wedge \text{Ptran}(b, p_0, p_7) \wedge \\ & \text{Ptran}(a, p_0, p_8) \wedge \text{Ptran}(\text{cin}, p_7, p_1) \wedge \text{Ptran}(b, p_8, p_1) \wedge \text{Ntran}(\text{cin}, p_1, p_9) \wedge \\ & \text{Ntran}(b, p_1, p_{10}) \wedge \text{Ntran}(a, p_9, p_{11}) \wedge \text{Ntran}(b, p_9, p_{11}) \wedge \text{Ntran}(a, p_{10}, p_{11}) \wedge \\ & \text{Pwr}(p_0) \wedge \text{Ptran}(p_4, p_0, \text{sum}) \wedge \text{Ntran}(p_4, \text{sum}, p_{11}) \wedge \\ & \text{Gnd}(p_{11}) \wedge \text{Ptran}(p_1, p_0, \text{cout}) \wedge \text{Ntran}(p_1, \text{cout}, p_{11}) \end{aligned}$$

- Verify by Boolean algebra (tedious) or exhaustive enumeration

An *n*-bit adder

- n*-bit adder computes an *n*-bit sum and 1-bit carry-out from two *n*-bit inputs and a 1-bit carry-in

- Diagram:




- cin* and *cout* carry single bits, i.e. Booleans
- a*, *b* and *sum* carry *n*-bit words
- Adder *n* specifies an *n*+1-bit adder !!!
- Example: Adder(3) specifies a 4-bit adder

Specification

- The definition of Adder is:

$$\text{Adder}(n)(a, b, \text{cin}, \text{sum}, \text{cout}) \equiv (2^{n+1} \times \text{Bv}(\text{cout}) + \text{V}(\text{sum}[n : 0]) = \text{V}(a[n : 0]) + \text{V}(b[n : 0]) + \text{Bv}(\text{cin}))$$

- Diagram of implementation:



- By primitive recursion:

$$\text{Adder_Imp}(0)(a, b, \text{cin}, \text{sum}, \text{cout}) \equiv \text{Add1}(a[0], b[0], \text{cin}, \text{sum}[0], \text{cout})$$

$$\text{Adder_Imp}(n+1)(a, b, \text{cin}, \text{sum}, \text{cout}) \equiv \exists c. \text{Adder_Imp}(n)(a, b, \text{cin}, \text{sum}, c) \wedge \text{Add1}(a[n+1], b[n+1], c, \text{sum}[n+1], \text{cout})$$

Verification:

- Prove **by induction** on n that for all n :

$$\begin{aligned} &\text{Adder_Imp}(n)(a, b, \text{cin}, \text{sum}, \text{cout}) \\ \Rightarrow &\text{Adder}(n)(a, b, \text{cin}, \text{sum}, \text{cout}) \end{aligned}$$

- Basis:**

$$\begin{aligned} &\text{Adder_Imp}(0)(a, b, \text{cin}, \text{sum}, \text{cout}) \\ \Rightarrow &\text{Adder}(0)(a, b, \text{cin}, \text{sum}, \text{cout}) \end{aligned}$$

- Expanding definitions of Adder_Imp and Adder:

$$\begin{aligned} &\text{Add1}(a[0], b[0], \text{cin}, \text{sum}[0], \text{cout}) \\ \Rightarrow &(2 \times \text{Bv}(\text{cout}) + \text{V}(\text{sum}[0 : 0]) = \text{V}(a[0 : 0]) + \text{V}(b[0 : 0]) + \text{Bv}(\text{cin})) \end{aligned}$$

- Expanding definition of Add1 and simplifying:

$$\begin{aligned} &(2 \times \text{Bv}(\text{cout}) + \text{Bv}(\text{sum}[0]) = \text{Bv}(a[0]) + \text{Bv}(b[0]) + \text{Bv}(\text{cin})) \\ \Rightarrow &(2 \times \text{Bv}(\text{cout}) + \text{V}(\text{sum}[0 : 0]) = \text{V}(a[0 : 0]) + \text{V}(b[0 : 0]) + \text{Bv}(\text{cin})) \end{aligned}$$

- Follows by $\text{V}(w[0 : 0]) = \text{Bv}(w[0])$

Induction step

- Step:**

$$\begin{aligned} &(\text{Adder_Imp}(n)(a, b, \text{cin}, \text{sum}, \text{cout}) \Rightarrow \\ &\text{Adder}(n)(a, b, \text{cin}, \text{sum}, \text{cout})) \\ \Rightarrow &(\text{Adder_Imp}(n+1)(a, b, \text{cin}, \text{sum}, \text{cout}) \Rightarrow \\ &\text{Adder}(n+1)(a, b, \text{cin}, \text{sum}, \text{cout})) \end{aligned}$$

- Assume:**

$$(\text{Adder_Imp}(n)(a, b, \text{cin}, \text{sum}, \text{cout}) \Rightarrow \text{Adder}(n)(a, b, \text{cin}, \text{sum}, \text{cout}))$$

- Then show:**

$$\begin{aligned} &\text{Adder_Imp}(n+1)(a, b, \text{cin}, \text{sum}, \text{cout}) \\ = &\exists c. \text{Adder_Imp}(n)(a, b, \text{cin}, \text{sum}, c) \wedge \\ &\text{Add1}(a[n+1], b[n+1], c, \text{sum}[n+1], \text{cout}) \\ \Rightarrow &\exists c. \text{Adder}(n)(a, b, \text{cin}, \text{sum}, c) \wedge \\ &\text{Add1}(a[n+1], b[n+1], c, \text{sum}[n+1], \text{cout}) \\ = &\exists c. (2^{n+1} \text{Bv}(c) + \text{V}(\text{sum}[n : 0]) = \text{V}(a[n : 0]) + \text{V}(b[n : 0]) + \text{Bv}(\text{cin})) \\ &\wedge \\ &(2 \text{Bv}(\text{cout}) + \text{Bv}(\text{sum}[n+1]) = \text{Bv}(a[n+1]) + \text{Bv}(b[n+1]) + \text{Bv}(c)) \end{aligned}$$

Step continued

If:

$$(A = B) \wedge (C = D)$$

then it follows that (\Rightarrow)

$$(A + 2^{n+1}C) = (B + 2^{n+1}D)$$

hence:

$$\begin{aligned} \exists c. &\frac{2^{n+1} \text{Bv}(c) + \text{V}(\text{sum}[n : 0])}{C} = \frac{\text{V}(a[n : 0]) + \text{V}(b[n : 0]) + \text{Bv}(\text{cin})}{B} \\ &\wedge \\ &\frac{(2 \text{Bv}(\text{cout}) + \text{Bv}(\text{sum}[n+1]))}{C} = \frac{\text{Bv}(a[n+1]) + \text{Bv}(b[n+1]) + \text{Bv}(c)}{D} \\ \Rightarrow \exists c. &\frac{2^{n+1} \text{Bv}(c) + \text{V}(\text{sum}[n : 0])}{B} + \frac{2^{n+1} 2 \text{Bv}(\text{cout}) + 2^{n+1} \text{Bv}(\text{sum}[n+1])}{2^{n+1} D} \\ = &\frac{\text{V}(a[n : 0]) + \text{V}(b[n : 0]) + \text{Bv}(\text{cin})}{B} \\ &+ \frac{2^{n+1} \text{Bv}(a[n+1]) + 2^{n+1} \text{Bv}(b[n+1]) + 2^{n+1} \text{Bv}(c)}{2^{n+1} D} \\ = &\exists c. (\text{V}(\text{sum}[n+1 : 0]) + 2^{n+2} \text{Bv}(\text{cout}) = \text{V}(a[n+1 : 0]) + \text{V}(b[n+1 : 0]) + \text{Bv}(\text{cin})) \\ = &(\text{V}(\text{sum}[n+1 : 0]) + 2^{n+2} \text{Bv}(\text{cout}) = \text{V}(a[n+1 : 0]) + \text{V}(b[n+1 : 0]) + \text{Bv}(\text{cin})) \\ = &\text{Adder}(n+1)(a, b, \text{cin}, \text{sum}, \text{cout}) \end{aligned}$$

Sequential Devices

- **Pure combinational adder:**

$$\text{Adder}(n)(a, b, \text{cin}, \text{sum}, \text{cout}) \equiv \\ (2^{n+1} \times \text{Bv}(\text{cout}) + \text{V}(\text{sum}[n : 0]) = \\ \text{V}(a[n : 0]) + \text{V}(b[n : 0]) + \text{Bv}(\text{cin}))$$

- a, b and sum range over words
- cin and cout range over bits (Booleans)

- **Zero-delay adder:**

$$\text{Combinational_Adder}(n)(a, b, \text{cin}, \text{sum}, \text{cout}) \equiv \\ \forall t. \text{Adder}(n)(a(t), b(t), \text{cin}(t), \text{sum}(t), \text{cout}(t))$$


- a, b and sum range over functions from time to words
- cin and cout range over functions from time to bits

- **Unit-delay adder:**

$$\text{Unit_Delay_Adder}(n)(a, b, \text{cin}, \text{sum}, \text{cout}) \equiv \\ \forall t. \text{Adder}(n)(a(t), b(t), \text{cin}(t), \text{sum}(t+1), \text{cout}(t+1))$$

Textbook add-shift multiplier

- A standard add-shift multiplier:



- This can be verified directly
- Verification can be done directly in HOL or using Hoare Logic
- HOL proof by induction on word size
 - essence the of proofs (the invariant) are the same
 - compare sections 1.8 and 2.7 of notes (only if you enjoy messy details)